Home
last modified time | relevance | path

Searched full:mx8mp (Results 1 – 25 of 46) sorted by relevance

12

/openbmc/linux/tools/perf/pmu-events/arch/arm64/freescale/imx8mp/sys/
H A Dmetrics.json8 "Compat": "i.MX8MP"
16 "Compat": "i.MX8MP"
24 "Compat": "i.MX8MP"
32 "Compat": "i.MX8MP"
40 "Compat": "i.MX8MP"
48 "Compat": "i.MX8MP"
56 "Compat": "i.MX8MP"
64 "Compat": "i.MX8MP"
72 "Compat": "i.MX8MP"
80 "Compat": "i.MX8MP"
[all …]
H A Dddrc.json7 "Compat": "i.MX8MP"
14 "Compat": "i.MX8MP"
21 "Compat": "i.MX8MP"
28 "Compat": "i.MX8MP"
35 "Compat": "i.MX8MP"
/openbmc/linux/Documentation/devicetree/bindings/arm/
H A Dfsl.yaml1029 - description: i.MX8MP based Boards
1032 - beacon,imx8mp-beacon-kit # i.MX8MP Beacon Development Kit
1033 - dmo,imx8mp-data-modul-edm-sbc # i.MX8MP eDM SBC
1034 - fsl,imx8mp-evk # i.MX8MP EVK Board
1035 - gateworks,imx8mp-gw71xx-2x # i.MX8MP Gateworks Board
1036 - gateworks,imx8mp-gw72xx-2x # i.MX8MP Gateworks Board
1037 - gateworks,imx8mp-gw73xx-2x # i.MX8MP Gateworks Board
1038 - gateworks,imx8mp-gw74xx # i.MX8MP Gateworks Board
1039 - gateworks,imx8mp-gw7905-2x # i.MX8MP Gateworks Board
1052 - description: i.MX8MP DHCOM based Boards
[all …]
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-icore-mx8mp-edimm2.2.dts11 #include "imx8mp-icore-mx8mp.dtsi"
16 compatible = "engicam,icore-mx8mp-edimm2.2", "engicam,icore-mx8mp",
H A Dimx8mp-venice-gw73xx-2x.dts13 model = "Gateworks Venice GW73xx-2x i.MX8MP Development Kit";
H A Dimx8mp-venice-gw72xx-2x.dts13 model = "Gateworks Venice GW72xx-2x i.MX8MP Development Kit";
H A Dimx8mp-venice-gw71xx-2x.dts13 model = "Gateworks Venice GW71xx-2x i.MX8MP Development Kit";
H A Dimx8mp-venice-gw7905-2x.dts13 model = "Gateworks Venice GW7905-2x i.MX8MP Development Kit";
H A Dimx8mp-icore-mx8mp.dtsi9 compatible = "engicam,icore-mx8mp", "fsl,imx8mp";
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx8mp-audiomix.yaml7 title: NXP i.MX8MP AudioMIX Block Control
45 for the full list of i.MX8MP IMX8MP_CLK_AUDIOMIX_ clock IDs.
/openbmc/linux/Documentation/devicetree/bindings/nvmem/
H A Dimx-ocotp.yaml15 i.MX7D/S, i.MX7ULP, i.MX8MQ, i.MX8MM, i.MX8MN i.MX8MP and i.MX93 SoCs.
40 # i.MX8MP not really compatible with fsl,imx8mm-ocotp, however
/openbmc/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mp-hsio-blk-ctrl.yaml7 title: NXP i.MX8MP HSIO blk-ctrl
13 The i.MX8MP HSIO blk-ctrl is a top-level peripheral providing access to
H A Dfsl,imx8mp-hdmi-blk-ctrl.yaml7 title: NXP i.MX8MP HDMI blk-ctrl
13 The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to
H A Dfsl,imx8mp-media-blk-ctrl.yaml7 title: NXP i.MX8MP Media Block Control
13 The i.MX8MP Media Block Control (MEDIA BLK_CTRL) is a top-level peripheral
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dfsl,ldb.yaml7 title: Freescale i.MX8MP DPI to LVDS bridge chip
13 The i.MX8MP mediamix contains two registers which are responsible
/openbmc/linux/drivers/interconnect/imx/
H A DKconfig20 tristate "i.MX8MP interconnect driver"
/openbmc/linux/drivers/gpu/drm/mxsfb/
H A Dlcdif_drv.h5 * i.MX8MP/i.MXRT LCDIFv3 LCD controller driver.
H A DKconfig36 Those devices are found in various i.MX SoC (i.MX8MP,
/openbmc/linux/drivers/gpu/drm/bridge/
H A DKconfig68 tristate "Freescale i.MX8MP LDB bridge"
74 Support for i.MX8MP DPI-to-LVDS on-SoC encoder.
/openbmc/linux/Documentation/devicetree/bindings/thermal/
H A Dimx8mm-thermal.yaml16 for i.MX8MM which has ONLY 1 sensor, v2 is for i.MX8MP which has
/openbmc/linux/drivers/clk/imx/
H A DKconfig85 Build the driver for i.MX8MP CCM Clock Driver
/openbmc/linux/Documentation/devicetree/bindings/reset/
H A Dfsl,imx7-src.yaml21 <dt-bindings/reset/imx8mp-reset.h> for i.MX8MP.
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dnxp,dw100.yaml7 title: NXP i.MX8MP DW100 Dewarper core
/openbmc/linux/drivers/media/platform/nxp/imx8-isi/
H A Dimx8-isi-gasket.c13 * i.MX8MN and i.MX8MP gasket
/openbmc/linux/drivers/perf/
H A Dfsl_imx8_ddr_perf.c82 .identifier = "i.MX8MP",
436 * On i.MX8MP we need to bias the cycle counter to overflow more often. in ddr_perf_counter_enable()
644 * such as i.MX8MP, event counter would stop when overflow, so in ddr_perf_irq_handler()

12