Home
last modified time | relevance | path

Searched full:ephy (Results 1 – 25 of 68) sorted by relevance

123

/openbmc/openbmc/poky/meta/recipes-gnome/epiphany/files/
H A Dmigrator.patch13 lib/ephy-profile-utils.c | 4 ++--
16 diff --git a/lib/ephy-profile-utils.c b/lib/ephy-profile-utils.c
18 --- a/lib/ephy-profile-utils.c
19 +++ b/lib/ephy-profile-utils.c
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dlantiq,pinctrl-xway.txt48 clkout1, clkout2, mdio, dfe led0, dfe led1, ephy led0, ephy led1, ephy led2
51 spi, asc, cgu, jtag, exin, stp, gpt, mdio, ephy, dfe
101 spi, usif, cgu, exin, stp, ebu, mdio, dfe, ephy
H A Dmediatek,mt7620-pinctrl.yaml38 enum: [ephy, gpio, gpio i2s, gpio uartf, i2c, i2s uartf, mdio, nand,
56 const: ephy
60 enum: [ephy]
69 enum: [ephy, i2c, mdio, nd_sd, pa, pcie, rgmii1, rgmii2, spi,
/openbmc/linux/drivers/pinctrl/
H A Dpinctrl-xway.c117 MFP_XWAY(GPIO2, GPIO, STP, DFE, EPHY),
118 MFP_XWAY(GPIO3, GPIO, STP, EPHY, EBU),
119 MFP_XWAY(GPIO4, GPIO, GPT, EPHY, MII),
204 GRP_MUX("ephy led0", EPHY, ase_pins_ephy_led0),
205 GRP_MUX("ephy led1", EPHY, ase_pins_ephy_led1),
206 GRP_MUX("ephy led2", EPHY, ase_pins_ephy_led2),
215 static const char * const ase_ephy_grps[] = {"ephy led0", "ephy led1",
216 "ephy led2"};
234 {"ephy", ARRAY_AND_SIZE(ase_ephy_grps)},
887 MFP_XWAY(GPIO0, GPIO, EXIN, EPHY, NONE),
[all …]
/openbmc/linux/Documentation/devicetree/bindings/leds/
H A Dleds-bcm6328.yaml125 /* BCM6328 with 4 EPHY LEDs */
267 /* BCM6362 with 1 LED for each EPHY */
340 ephy@4 {
355 /* BCM6362 with EPHY LEDs swapped */
/openbmc/linux/arch/mips/bcm63xx/
H A Dclk.c428 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
458 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
472 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
486 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
502 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
/openbmc/linux/drivers/net/ethernet/broadcom/
H A Db44.h11 #define DEVCTRL_IPP 0x00000400 /* Internal EPHY Present */
12 #define DEVCTRL_EPR 0x00008000 /* EPHY Reset */
60 #define MAC_CTRL_PHY_PDOWN 0x00000004 /* Onchip EPHY Powerdown */
61 #define MAC_CTRL_PHY_EDET 0x00000008 /* Onchip EPHY Energy Detected */
62 #define MAC_CTRL_PHY_LEDCTRL 0x000000e0 /* Onchip EPHY LED Control */
/openbmc/linux/drivers/pinctrl/mediatek/
H A Dpinctrl-mt7620.c64 static struct mtmips_pmx_func ephy_grp[] = { FUNC("ephy", 0, 40, 5) };
108 GRP("ephy", ephy_grp, 1, MT7620_GPIO_MODE_EPHY),
/openbmc/linux/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-sun8i.c62 * @ephy_clk: reference to the optional EPHY clock for the internal PHY
64 * @rst_ephy: reference to the optional EPHY reset for the internal PHY
260 /* H3 specific bits for EPHY */
837 /* Make sure the EPHY is properly reseted, as U-Boot may leave in sun8i_dwmac_power_internal_phy()
840 * This assumes the driver has exclusive access to the EPHY reset. in sun8i_dwmac_power_internal_phy()
958 /* Force EPHY xtal frequency to 24MHz. */ in sun8i_dwmac_set_syscon()
/openbmc/u-boot/arch/arm/dts/
H A Dsun8i-a83t-cubietruck-plus.dts320 regulator-name = "ephy-io";
332 regulator-name = "ephy";
H A Dmt7623n-bananapi-bpi-r2.dts111 groups = "mdc_mdio", "ephy";
H A Dsun8i-a83t-allwinner-h8homlet-v2.dts226 regulator-name = "vcc-ephy";
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-a83t-cubietruck-plus.dts361 regulator-name = "ephy-io";
373 regulator-name = "ephy";
H A Dsun8i-s3-pinecube.dts169 regulator-name = "vdd-sys-cpu-ephy";
H A Dsun8i-a83t-allwinner-h8homlet-v2.dts238 regulator-name = "vcc-ephy";
/openbmc/linux/drivers/clk/bcm/
H A Dclk-bcm63xx-gate.c79 .name = "ephy",
280 .name = "ephy",
/openbmc/linux/drivers/net/phy/
H A Drockchip.c177 .name = "Rockchip integrated EPHY",
/openbmc/linux/arch/arm/boot/dts/mediatek/
H A Dmt7629-rfb.dts161 ephy_leds_pins: ephy-leds-pins {
/openbmc/u-boot/drivers/net/
H A Dsun8i_emac.c647 /* Only H3/H5 have clock controls for internal EPHY */ in sun8i_emac_board_setup()
649 /* Set clock gating for ephy */ in sun8i_emac_board_setup()
653 /* Deassert EPHY */ in sun8i_emac_board_setup()
H A Dmt7628-eth.c274 /* Fix EPHY idle state abnormal behavior */ in mt7628_ephy_init()
315 /* Set P0 EPHY LED mode */ in rt305x_esw_init()
/openbmc/linux/drivers/scsi/libsas/
H A Dsas_expander.c852 struct ex_phy *ephy = &parent->ex_dev.ex_phy[i]; in sas_ex_join_wide_port() local
854 if (ephy == phy) in sas_ex_join_wide_port()
857 if (!memcmp(phy->attached_sas_addr, ephy->attached_sas_addr, in sas_ex_join_wide_port()
858 SAS_ADDR_SIZE) && ephy->port) { in sas_ex_join_wide_port()
859 sas_port_add_phy(ephy->port, phy->phy); in sas_ex_join_wide_port()
860 phy->port = ephy->port; in sas_ex_join_wide_port()
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dallwinner,sun8i-a83t-emac.yaml125 EPHY LEDs are active low.
/openbmc/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h6-orangepi-3.dts213 regulator-name = "vcc33-audio-tv-ephy-mac";
/openbmc/linux/drivers/pmdomain/bcm/
H A Dbcm63xx-power.c243 .name = "ephy",
/openbmc/linux/arch/mips/lantiq/xway/
H A Dsysctrl.c28 /* ephy configuration register */
517 clkdev_add_pmu("1e180000.etop", "ephy", 1, 0, PMU_EPHY); in ltq_soc_init()

123