Home
last modified time | relevance | path

Searched +full:dual +full:- +full:link (Results 1 – 25 of 521) sorted by relevance

12345678910>>...21

/openbmc/linux/Documentation/devicetree/bindings/display/panel/
H A Dadvantech,idk-2121wr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/advantech,idk-2121wr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Advantech IDK-2121WR 21.5" Full-HD dual-LVDS panel
10 - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 The IDK-2121WR from Advantech is a Full-HD dual-LVDS panel.
15 A dual-LVDS interface is a dual-link connection with even pixels traveling
16 on one link, and with odd pixels traveling on the other link.
[all …]
/openbmc/linux/drivers/gpu/drm/
H A Ddrm_of.c1 // SPDX-License-Identifier: GPL-2.0-only
5 #include <linux/media-bus-format.h>
25 * drm_of_crtc_port_mask - find the mask of a registered CRTC by port OF node
39 if (tmp->port == port) in drm_of_crtc_port_mask()
50 * drm_of_find_possible_crtcs - find the possible CRTCs for an encoder port
83 * drm_of_component_match_add - Add a component helper OF node match rule
101 * drm_of_component_probe - Generic probe function for a component based master
121 if (!dev->of_node) in drm_of_component_probe()
122 return -EINVAL; in drm_of_component_probe()
129 port = of_parse_phandle(dev->of_node, "ports", i); in drm_of_component_probe()
[all …]
/openbmc/linux/tools/testing/selftests/tc-testing/tc-tests/qdiscs/
H A Dcake.json13 "$IP link add dev $DUMMY type dummy || /bin/true"
18 …ern": "qdisc cake 1: root refcnt [0-9]+ bandwidth unlimited diffserv3 triple-isolate nonat nowash …
22 "$IP link del dev $DUMMY type dummy"
36 "$IP link add dev $DUMMY type dummy || /bin/true"
41 …ttern": "qdisc cake 1: root refcnt [0-9]+ bandwidth 1Kbit diffserv3 triple-isolate nonat nowash no
45 "$IP link del dev $DUMMY type dummy"
50 "name": "Create CAKE with autorate-ingress flag",
59 "$IP link add dev $DUMMY type dummy || /bin/true"
61 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root cake autorate-ingress",
64 …isc cake 1: root refcnt [0-9]+ bandwidth unlimited autorate-ingress diffserv3 triple-isolate nonat…
[all …]
/openbmc/linux/drivers/gpu/drm/nouveau/nvif/
H A Doutp.c42 ret = nvif_object_mthd(&outp->object, NVIF_OUTP_V0_DP_MST_VCPI, &args, sizeof(args)); in nvif_outp_dp_mst_vcpi()
43 NVIF_ERRON(ret, &outp->object, in nvif_outp_dp_mst_vcpi()
52 int ret = nvif_object_mthd(&outp->object, NVIF_OUTP_V0_DP_RETRAIN, NULL, 0); in nvif_outp_dp_retrain()
53 NVIF_ERRON(ret, &outp->object, "[DP_RETRAIN]"); in nvif_outp_dp_retrain()
66 ret = nvif_object_mthd(&outp->object, NVIF_OUTP_V0_DP_AUX_PWR, &args, sizeof(args)); in nvif_outp_dp_aux_pwr()
67 NVIF_ERRON(ret, &outp->object, "[DP_AUX_PWR state:%d]", args.state); in nvif_outp_dp_aux_pwr()
81 return -EINVAL; in nvif_outp_hda_eld()
87 ret = nvif_mthd(&outp->object, NVIF_OUTP_V0_HDA_ELD, &args, sizeof(args.mthd) + size); in nvif_outp_hda_eld()
88 NVIF_ERRON(ret, &outp->object, "[HDA_ELD head:%d size:%d]", head, size); in nvif_outp_hda_eld()
97 args->type = type; in nvif_outp_infoframe()
[all …]
/openbmc/openbmc/meta-phosphor/recipes-phosphor/flash/
H A Dphosphor-software-manager_git.bb7 phosphor-dbus-interfaces \
8 phosphor-logging \
9 ${PYTHON_PN}-sdbus++-native \
12 PACKAGECONFIG[verify_signature] = "-Dverify-signature=enabled, -Dverify-signature=disabled"
13 PACKAGECONFIG[sync_bmc_files] = "-Dsync-bmc-files=enabled, -Dsync-bmc-files=disabled"
14 PACKAGECONFIG[usb_code_update] = "-Dusb-code-update=enabled, -Dusb-code-update=disabled, cli11"
15 PACKAGECONFIG[side_switch_on_boot] = "-Dside-switch-on-boot=enabled, -Dside-switch-on-boot=disabled…
16 PACKAGECONFIG[ubifs_layout] = "-Dbmc-layout=ubi"
17 PACKAGECONFIG[mmc_layout] = "-Dbmc-layout=mmc"
18 PACKAGECONFIG[flash_bios] = "-Dhost-bios-upgrade=enabled, -Dhost-bios-upgrade=disabled"
[all …]
/openbmc/linux/Documentation/scsi/
H A Dbfa.rst1 .. SPDX-License-Identifier: GPL-2.0
8 ------------------
16 1657:0013:1657:0014 425 4Gbps dual port FC HBA
17 1657:0013:1657:0014 825 8Gbps PCIe dual port FC HBA
19 1657:0013:103c:1744 HP 42B 4Gbps dual port FC HBA
24 1657:0021:103c:1779 804 8Gbps FC HBA for HP Bladesystem c-class
26 1657:0014:1657:0014 1010 10Gbps single port CNA - FCOE
27 1657:0014:1657:0014 1020 10Gbps dual port CNA - FCOE
28 1657:0014:1657:0014 1007 10Gbps dual port CNA - FCOE
29 1657:0014:1657:0014 1741 10Gbps dual port CNA - FCOE
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/ti/
H A Dcpsw_switchdev.rst1 .. SPDX-License-Identifier: GPL-2.0
17 ip -d link show dev sw0p1 | grep switchid
23 Dual mac mode
26 - The new (cpsw_new.c) driver is operating in dual-emac mode by default, thus
30 - optimized promiscuous mode: The P0_UNI_FLOOD (both ports) is enabled in
36 - learning disabled on ports as it make not too much sense for
37 segregated ports - no forwarding in HW.
38 - enabled basic support for devlink.
47 name switch_mode type driver-specific
50 name ale_bypass type driver-specific
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table.c2 * Copyright 2012-15 Advanced Micro Devices, Inc.
38 …(amdgpu_atom_execute_table(((struct amdgpu_device *)bp->base.ctx->driver_context)->mode_info.atom_…
43 …amdgpu_atom_parse_cmd_header(((struct amdgpu_device *)bp->base.ctx->driver_context)->mode_info.ato…
47 bios_cmd_table_para_revision(bp->base.ctx->driver_context, \
89 if (amdgpu_atom_parse_cmd_header(adev->mode_info.atom_context, in bios_cmd_table_para_revision()
125 bp->cmd_tbl.dig_encoder_control = encoder_control_digx_v3; in init_dig_encoder_control()
128 bp->cmd_tbl.dig_encoder_control = encoder_control_digx_v4; in init_dig_encoder_control()
132 bp->cmd_tbl.dig_encoder_control = encoder_control_digx_v5; in init_dig_encoder_control()
153 struct cmd_tbl *cmd_tbl = &bp->cmd_tbl; in init_encoder_control_dig_v1()
156 cmd_tbl->encoder_control_dig1 = encoder_control_dig1_v1; in init_encoder_control_dig_v1()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/connector/
H A Ddvi-connector.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/display/connector/dvi-connector.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Laurent Pinchart <Laurent.pinchart@ideasonboard.com>
14 const: dvi-connector
18 hpd-gpios:
22 ddc-i2c-bus:
23 description: phandle link to the I2C controller used for DDC EDID probing
34 dual-link:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dtoshiba,tc358775.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vinay Simha BN <simhavcs@gmail.com>
15 MIPI DSI-RX Data 4-lane, CLK 1-lane with data rates up to 800 Mbps/lane.
17 Up to 1600x1200 24-bit/pixel resolution for single-link LVDS display panel
19 Up to WUXGA (1920x1200 24-bit pixels) resolution for dual-link LVDS display
30 vdd-supply:
33 vddio-supply:
36 stby-gpios:
[all …]
H A Dthine,thc63lvd1024.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
14 The THC63LVD1024 is a dual link LVDS receiver designed to convert LVDS
15 streams to parallel data outputs. The chip supports single/dual input/output
19 Single or dual operation mode, output data mapping and DDR output modes are
30 The device can operate in single or dual input and output modes.
33 and port@1 shall not contain any endpoint. In dual input mode,
[all …]
H A Dlontium,lt9211.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marek Vasut <marex@denx.de>
13 The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS
14 or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI.
19 - lontium,lt9211
27 reset-gpios:
31 vccio-supply:
41 Primary MIPI DSI port-1 for MIPI input or
[all …]
/openbmc/u-boot/board/freescale/mpc8610hpcd/
H A Dmpc8610hpcd_diu.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2007-2011 Freescale Semiconductor, Inc.
22 volatile ccsr_gur_t *gur = &immap->im_gur; in diu_set_pixel_clock()
23 volatile unsigned int *guts_clkdvdr = &gur->clkdvdr; in diu_set_pixel_clock()
47 temp = in_8(&pixis->brdcfg0); in platform_diu_init()
50 /* Dual link LVDS */ in platform_diu_init()
53 name = "Dual-Link LVDS"; in platform_diu_init()
55 /* Single link LVDS */ in platform_diu_init()
57 name = "Single-Link LVDS"; in platform_diu_init()
60 if (in_8(&pixis->ver) == 1) /* Board version */ in platform_diu_init()
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/intel/
H A Dixgbe.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 1999-2018 Intel Corporation.
13 - Identifying Your Adapter
14 - Command Line Parameters
15 - Additional Configurations
16 - Known Issues
17 - Support
36 ----------------------------------
38 82599-BASED ADAPTERS
41 - If your 82599-based Intel(R) Network Adapter came with Intel optics or is an
[all …]
H A De1000e.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 2008-2018 Intel Corporation.
13 - Identifying Your Adapter
14 - Command Line Parameters
15 - Additional Configurations
16 - Support
48 ---------------------
49 :Valid Range: 0,1,3,4,100-100000
82 - 0: Off
86 - 1: Dynamic mode
[all …]
/openbmc/linux/drivers/gpu/drm/bridge/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
19 tristate "Chipone ICN6211 MIPI-DSI/RGB Converter bridge"
26 ICN6211 is MIPI-DSI/RGB Converter bridge from chipone.
50 ChromeOS EC ANX7688 is an ultra-low power
51 4K Ultra-HD (4096x2160p60) mobile HD transmitter
53 2.0 to DisplayPort 1.3 Ultra-HD. It is connected
60 Driver for display connectors with support for DDC and hot-plug
64 on ARM-based platforms. Saying Y here when this driver is not needed
74 Support for i.MX8MP DPI-to-LVDS on-SoC encoder.
105 The module will be named "lontium-lt8912b".
[all …]
/openbmc/linux/drivers/staging/sm750fb/
H A Dreadme4 - dual display
5 - 2D acceleration
6 - 16MB integrated video memory
11 insmod ./sm750fb.ko g_option="1280x1024-8@60"
17 dual frame buffer for driver with "dual" parameter
18 insmod ./sm750fb.ko g_option="dual,800x600:1024x768"
20 and user can use con2fb to link fbX and ttyX
23 1) if you build the driver with built-in method, the parameter
37 and this driver will use fb1, fb2. In that case, you need to configure your X-server
/openbmc/linux/drivers/gpu/drm/bridge/imx/
H A Dimx8qxp-pxl2dpi.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <linux/media-bus-format.h>
23 #include <dt-bindings/firmware/imx/rsrc.h>
33 #define DRIVER_NAME "imx8qxp-pxl2dpi"
53 struct imx8qxp_pxl2dpi *p2d = bridge->driver_private; in imx8qxp_pxl2dpi_bridge_attach()
56 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_bridge_attach()
58 return -EINVAL; in imx8qxp_pxl2dpi_bridge_attach()
61 if (!bridge->encoder) { in imx8qxp_pxl2dpi_bridge_attach()
62 DRM_DEV_ERROR(p2d->dev, "missing encoder\n"); in imx8qxp_pxl2dpi_bridge_attach()
63 return -ENODEV; in imx8qxp_pxl2dpi_bridge_attach()
[all …]
H A Dimx8qxp-ldb.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <linux/media-bus-format.h>
26 #include "imx-ldb-helper.h"
36 #define DRIVER_NAME "imx8qxp-ldb"
69 phy_cfg->bits_per_lane_and_dclk_cycle = 7; in imx8qxp_ldb_set_phy_cfg()
70 phy_cfg->lanes = 4; in imx8qxp_ldb_set_phy_cfg()
73 phy_cfg->differential_clk_rate = di_clk / 2; in imx8qxp_ldb_set_phy_cfg()
74 phy_cfg->is_slave = !imx8qxp_ldb->companion; in imx8qxp_ldb_set_phy_cfg()
76 phy_cfg->differential_clk_rate = di_clk; in imx8qxp_ldb_set_phy_cfg()
77 phy_cfg->is_slave = false; in imx8qxp_ldb_set_phy_cfg()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/connector/
H A Dusb-connector.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/connector/usb-connector.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
20 - enum:
21 - usb-a-connector
22 - usb-b-connector
23 - usb-c-connector
25 - items:
[all …]
/openbmc/linux/drivers/scsi/pcmcia/
H A Dfdomain_cs.c1 // SPDX-License-Identifier: (GPL-2.0 OR MPL-1.1)
3 * Driver for Future Domain-compatible PCMCIA SCSI cards
20 MODULE_LICENSE("Dual MPL/GPL");
24 p_dev->io_lines = 10; in fdomain_config_check()
25 p_dev->resource[0]->end = FDOMAIN_REGION_SIZE; in fdomain_config_check()
26 p_dev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH; in fdomain_config_check()
27 p_dev->resource[0]->flags |= IO_DATA_PATH_WIDTH_AUTO; in fdomain_config_check()
31 static int fdomain_probe(struct pcmcia_device *link) in fdomain_probe() argument
36 link->config_flags |= CONF_ENABLE_IRQ | CONF_AUTO_SET_IO; in fdomain_probe()
37 link->config_regs = PRESENT_OPTION; in fdomain_probe()
[all …]
/openbmc/linux/drivers/usb/fotg210/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
4 tristate "Faraday FOTG210 USB2 Dual Role controller"
11 Faraday FOTG210 is a dual-mode USB controller that can act
25 module will be called fotg210-hcd.
35 Say "y" to link the driver statically, or "m" to build a
36 dynamically linked module called "fotg210-udc".
/openbmc/linux/drivers/gpu/drm/i2c/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
19 Support for sil164 and similar single-link (or dual-link
/openbmc/linux/drivers/net/wireless/ti/wl12xx/
H A Dconf.h1 /* SPDX-License-Identifier: GPL-2.0-only */
41 * Range: 0 - 255 (ms)
50 * Range: 0 - 255 (ms)
59 * Range: 0 - 255 (ms)
68 * Range: 0 - 255 (ms)
77 * Range: 0 - 255 (ms)
86 * Range: 0 - 255 (ms)
110 * during BT voice/ACL link.
112 * Range: 0 - 255 (%)
120 * Range: 0 - 255 (%)
[all …]
/openbmc/linux/drivers/gpu/drm/renesas/rcar-du/
H A Drcar_lvds.c1 // SPDX-License-Identifier: GPL-2.0
3 * R-Car LVDS Encoder
5 * Copyright (C) 2013-2018 Renesas Electronics Corporation
13 #include <linux/media-bus-format.h>
54 #define RCAR_LVDS_QUIRK_DUAL_LINK BIT(4) /* Supports dual-link operation */
88 return ioread32(lvds->mmio + reg); in rcar_lvds_read()
93 iowrite32(data, lvds->mmio + reg); in rcar_lvds_write()
96 /* -----------------------------------------------------------------------------
157 * The LVDS PLL is made of a pre-divider and a multiplier (strangely in rcar_lvds_d3_e3_pll_calc()
158 * enough called M and N respectively), followed by a post-divider E. in rcar_lvds_d3_e3_pll_calc()
[all …]

12345678910>>...21