Home
last modified time | relevance | path

Searched full:disp_cc_mdss_core_bcr (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dqcom,dispcc-qcm2290.h36 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,sm6375-dispcc.h36 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,dispcc-sm8150.h70 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,dispcc-sm8250.h70 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,dispcc-sm8350.h70 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,sm8450-dispcc.h95 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,dispcc-sc8280xp.h93 #define DISP_CC_MDSS_CORE_BCR 0 macro
H A Dqcom,sm8550-dispcc.h93 #define DISP_CC_MDSS_CORE_BCR 0 macro
/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sc8280xp-mdss.yaml73 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>;
H A Dqcom,sm8350-mdss.yaml96 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
H A Dqcom,sm8550-mdss.yaml90 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
H A Dqcom,sm8450-mdss.yaml90 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
/openbmc/linux/drivers/clk/qcom/
H A Ddispcc-qcm2290.c449 [DISP_CC_MDSS_CORE_BCR] = { 0x2000 },
H A Ddispcc-sm6375.c544 [DISP_CC_MDSS_CORE_BCR] = { 0x1000 },
H A Ddispcc-sm8250.c1222 [DISP_CC_MDSS_CORE_BCR] = { 0x2000 },
H A Ddispcc-sm8550.c1712 [DISP_CC_MDSS_CORE_BCR] = { 0x8000 },
H A Ddispcc-sm8450.c1719 [DISP_CC_MDSS_CORE_BCR] = { 0x8000 },
H A Ddispcc-sc8280xp.c3047 [DISP_CC_MDSS_CORE_BCR] = { 0x2000 },
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsc8280xp.dtsi3480 resets = <&dispcc0 DISP_CC_MDSS_CORE_BCR>;
4588 resets = <&dispcc1 DISP_CC_MDSS_CORE_BCR>;
H A Dsc8180x.dtsi2698 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
H A Dsm8350.dtsi2437 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
H A Dsm8550.dtsi2447 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
H A Dsm8450.dtsi2741 resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;