Home
last modified time | relevance | path

Searched full:clk_mct (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/timer/
H A Dsamsung,exynos4210-mct.yaml165 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
185 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
206 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
226 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5410.h50 #define CLK_MCT 315 macro
H A Dexynos5250.h139 #define CLK_MCT 335 macro
H A Dexynos5420.h108 #define CLK_MCT 315 macro
H A Dexynos4.h182 #define CLK_MCT 344 macro
H A Dexynos3250.h153 #define CLK_MCT 147 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c170 GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0),
H A Dclk-exynos4.c949 GATE(CLK_MCT, "mct", "aclk100", E4210_GATE_IP_PERIR, 13,
989 GATE(CLK_MCT, "mct", "aclk100", E4X12_GATE_IP_PERIR, 13,
H A Dclk-exynos5250.c628 GATE(CLK_MCT, "mct", "div_aclk66", GATE_IP_PERIS, 18, 0, 0),
H A Dclk-exynos3250.c483 GATE(CLK_MCT, "mct", "div_aclk_100", GATE_IP_PERIR, 13, 0, 0),
H A Dclk-exynos5260.c1294 GATE(PERI_CLK_MCT, "clk_mct", "dout_aclk_peri_66",
H A Dclk-exynos5420.c1126 GATE(CLK_MCT, "mct", "aclk66_psgen", GATE_IP_PERIS, 18, 0, 0),
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5410.dtsi319 clocks = <&fin_pll>, <&clock CLK_MCT>;
H A Dexynos4210.dtsi286 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
H A Dexynos4x12.dtsi299 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
H A Dexynos3250.dtsi455 clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
H A Dexynos5250.dtsi247 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
H A Dexynos5420.dtsi1288 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;