Home
last modified time | relevance | path

Searched full:clk_fimd0 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,fimd.yaml175 clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
/openbmc/linux/include/dt-bindings/clock/
H A Dexynos4.h121 #define CLK_FIMD0 283 macro
H A Dexynos3250.h194 #define CLK_FIMD0 188 macro
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos3250.dtsi507 clocks = <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_FIMD0>;
535 clocks = <&cmu CLK_SMMUFIMD0>, <&cmu CLK_FIMD0>;
H A Dexynos4.dtsi704 clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
985 clocks = <&clock CLK_SMMU_FIMD0>, <&clock CLK_FIMD0>;
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dclock.c1092 * CLK_FIMD0 [0] in exynos4_set_lcd_clk()
1144 * CLK_FIMD0 [0] in exynos5_set_lcd_clk()
1243 * CLK_FIMD0 [0] in exynos4_set_mipi_clk()
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos3250.c630 GATE(CLK_FIMD0, "fimd0", "div_aclk_160", GATE_IP_LCD, 0, 0, 0),
H A Dclk-exynos4.c834 GATE(CLK_FIMD0, "fimd0", "aclk160", GATE_IP_LCD0, 0,