Home
last modified time | relevance | path

Searched +full:0 +full:xfe800000 (Results 1 – 24 of 24) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Drockchip,dwc3.yaml17 USB2.0 PHY
100 reg = <0x0 0xfe800000 0x0 0x100000>;
H A Drockchip,rk3399-dwc3.yaml97 reg = <0x0 0xfe800000 0x0 0x100000>;
98 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH 0>;
/openbmc/u-boot/board/freescale/mpc8544ds/
H A Dtlb.c13 /* TLB 0 - for temp stack in cache */
14 SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR, CONFIG_SYS_INIT_RAM_ADDR,
15 MAS3_SX|MAS3_SW|MAS3_SR, 0,
16 0, 0, BOOKE_PAGESZ_4K, 0),
17 SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024 , CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
18 MAS3_SX|MAS3_SW|MAS3_SR, 0,
19 0, 0, BOOKE_PAGESZ_4K, 0),
20 SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024 , CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
21 MAS3_SX|MAS3_SW|MAS3_SR, 0,
22 0, 0, BOOKE_PAGESZ_4K, 0),
[all …]
/openbmc/u-boot/include/
H A Dmpc106.h14 #define PCIDEVID_MPC106 0x0
19 #define MPC106_REG 0x80000000
22 #define MPC106_REG_ADDR 0x80000cf8
23 #define MPC106_REG_DATA 0x80000cfc
24 #define MPC106_ISA_IO_PHYS 0x80000000
25 #define MPC106_ISA_IO_BUS 0x00000000
26 #define MPC106_ISA_IO_SIZE 0x00800000
27 #define MPC106_PCI_IO_PHYS 0x81000000
28 #define MPC106_PCI_IO_BUS 0x01000000
29 #define MPC106_PCI_IO_SIZE 0x3e800000
[all …]
/openbmc/linux/drivers/video/fbdev/
H A Dq40fb.c27 #define Q40_PHYS_SCREEN_ADDR 0xFE800000
44 .red = {6, 5, 0},
45 .green = {11, 5, 0},
46 .blue = {0, 6, 0},
60 * Return != 0 for invalid regno. in q40fb_setcolreg()
74 return 0; in q40fb_setcolreg()
104 if (fb_alloc_cmap(&info->cmap, 256, 0) < 0) { in q40fb_probe()
111 if (register_framebuffer(info) < 0) { in q40fb_probe()
119 return 0; in q40fb_probe()
135 int ret = 0; in q40fb_init()
/openbmc/linux/net/6lowpan/
H A Dcore.c37 for (i = 0; i < LOWPAN_IPHC_CTX_TABLE_SIZE; i++) in lowpan_register_netdevice()
43 if (ret < 0) in lowpan_register_netdevice()
88 if (wpan_dev->pan_id == cpu_to_le16(0x0000) && in addrconf_ifid_802154_6lowpan()
89 wpan_dev->short_addr == cpu_to_le16(0x0000)) in addrconf_ifid_802154_6lowpan()
94 memset(eui, 0, 2); in addrconf_ifid_802154_6lowpan()
99 eui[0] &= ~2; in addrconf_ifid_802154_6lowpan()
100 eui[2] = 0; in addrconf_ifid_802154_6lowpan()
101 eui[3] = 0xFF; in addrconf_ifid_802154_6lowpan()
102 eui[4] = 0xFE; in addrconf_ifid_802154_6lowpan()
103 eui[5] = 0; in addrconf_ifid_802154_6lowpan()
[all …]
/openbmc/linux/arch/powerpc/boot/dts/
H A Dstorcenter.dts30 #size-cells = <0>;
32 PowerPC,8241@0 {
34 reg = <0>;
37 bus-frequency = <0>; /* from bootwrapper */
47 reg = <0x00000000 0x04000000>; /* 64MB @ 0x0 */
55 store-gathering = <0>; /* 0 == off, !0 == on */
56 ranges = <0x0 0xfc000000 0x100000>;
57 reg = <0xfc000000 0x100000>; /* EUMB */
58 bus-frequency = <0>; /* fixed by loader */
62 #size-cells = <0>;
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddisplay.h12 u32 enable; /* 0x000 */
13 u32 frame_ctrl; /* 0x004 */
14 u32 bypass; /* 0x008 */
15 u32 algorithm_sel; /* 0x00c */
16 u32 line_int_ctrl; /* 0x010 */
17 u8 res0[0x0c]; /* 0x014 */
18 u32 ch0_addr; /* 0x020 */
19 u32 ch1_addr; /* 0x024 */
20 u32 ch2_addr; /* 0x028 */
21 u32 field_sequence; /* 0x02c */
[all …]
/openbmc/qemu/include/hw/arm/
H A Dxlnx-versal.h174 #define MM_TOP_RSVD 0xa0000000U
175 #define MM_TOP_RSVD_SIZE 0x4000000
176 #define MM_GIC_APU_DIST_MAIN 0xf9000000U
177 #define MM_GIC_APU_DIST_MAIN_SIZE 0x10000
178 #define MM_GIC_APU_REDIST_0 0xf9080000U
179 #define MM_GIC_APU_REDIST_0_SIZE 0x80000
181 #define MM_UART0 0xff000000U
182 #define MM_UART0_SIZE 0x10000
183 #define MM_UART1 0xff010000U
184 #define MM_UART1_SIZE 0x10000
[all …]
/openbmc/linux/arch/arm/include/debug/
H A Dtegra.S21 #define TEGRA_CLK_RESET_BASE 0x60006000
22 #define TEGRA_APB_MISC_BASE 0x70000000
23 #define TEGRA_UARTA_BASE 0x70006000
24 #define TEGRA_UARTB_BASE 0x70006040
25 #define TEGRA_UARTC_BASE 0x70006200
26 #define TEGRA_UARTD_BASE 0x70006300
27 #define TEGRA_UARTE_BASE 0x70006400
28 #define TEGRA_PMC_BASE 0x7000e400
30 #define TEGRA_CLK_RST_DEVICES_L (TEGRA_CLK_RESET_BASE + 0x04)
31 #define TEGRA_CLK_RST_DEVICES_H (TEGRA_CLK_RESET_BASE + 0x08)
[all …]
/openbmc/linux/net/ipv6/
H A Daddrconf_core.c42 st = addr->s6_addr32[0]; in __ipv6_addr_type()
47 if ((st & htonl(0xE0000000)) != htonl(0x00000000) && in __ipv6_addr_type()
48 (st & htonl(0xE0000000)) != htonl(0xE0000000)) in __ipv6_addr_type()
52 if ((st & htonl(0xFF000000)) == htonl(0xFF000000)) { in __ipv6_addr_type()
59 if ((st & htonl(0xFFC00000)) == htonl(0xFE800000)) in __ipv6_addr_type()
62 if ((st & htonl(0xFFC00000)) == htonl(0xFEC00000)) in __ipv6_addr_type()
65 if ((st & htonl(0xFE000000)) == htonl(0xFC000000)) in __ipv6_addr_type()
69 if ((addr->s6_addr32[0] | addr->s6_addr32[1]) == 0) { in __ipv6_addr_type()
70 if (addr->s6_addr32[2] == 0) { in __ipv6_addr_type()
71 if (addr->s6_addr32[3] == 0) in __ipv6_addr_type()
[all …]
H A Daddrconf.c94 #define INFINITY_LIFE_TIME 0xFFFFFFFF
131 return 0; in addrconf_sysctl_register()
181 .forwarding = 0,
187 .force_mld_version = 0,
195 .use_tempaddr = 0,
203 .accept_ra_from_local = 0,
205 .accept_ra_min_lft = 0,
211 .accept_ra_rt_info_min_plen = 0,
212 .accept_ra_rt_info_max_plen = 0,
215 .proxy_ndp = 0,
[all …]
/openbmc/linux/include/rdma/
H A Dib_addr.h70 * or been canceled. A status of 0 indicates success.
106 return dev_addr->dev_type == ARPHRD_INFINIBAND ? 4 : 0; in rdma_addr_gid_offset()
111 return is_vlan_dev(dev) ? vlan_dev_vlan_id(dev) : 0xffff; in rdma_vlan_dev_vlan_id()
129 return 0; in rdma_ip2gid()
137 memset(out_in, 0, sizeof(*out_in)); in rdma_gid2ip()
142 memset(out_in, 0, sizeof(*out_in)); in rdma_gid2ip()
194 return 0; in iboe_get_mtu()
199 if (addr->s6_addr32[0] == htonl(0xfe800000) && in rdma_link_local_addr()
200 addr->s6_addr32[1] == 0) in rdma_link_local_addr()
203 return 0; in rdma_link_local_addr()
[all …]
/openbmc/u-boot/board/renesas/sh7785lcr/
H A Dlowlevel_init.S125 * 0 0xa0000000 0x00000000 1 64M 0 0
126 * 1 0xa4000000 0x04000000 1 16M 0 0
127 * 2 0xa6000000 0x08000000 1 16M 0 0
128 * 9 0x88000000 0x48000000 1 128M 1 1
129 * 10 0x90000000 0x50000000 1 128M 1 1
130 * 11 0x98000000 0x58000000 1 128M 1 1
131 * 13 0xa8000000 0x48000000 1 128M 0 0
132 * 14 0xb0000000 0x50000000 1 128M 0 0
133 * 15 0xb8000000 0x58000000 1 128M 0 0
168 PXCR_D: .word 0x0000
[all …]
/openbmc/linux/arch/arm64/boot/dts/lg/
H A Dlg1312.dtsi20 #size-cells = <0>;
22 cpu0: cpu@0 {
25 reg = <0x0 0x0>;
31 reg = <0x0 0x1>;
38 reg = <0x0 0x2>;
45 reg = <0x0 0x3>;
59 cpu_suspend = <0x84000001>;
60 cpu_off = <0x84000002>;
61 cpu_on = <0x84000003>;
68 reg = <0x0 0xc0001000 0x1000>,
[all …]
H A Dlg1313.dtsi20 #size-cells = <0>;
22 cpu0: cpu@0 {
25 reg = <0x0 0x0>;
31 reg = <0x0 0x1>;
38 reg = <0x0 0x2>;
45 reg = <0x0 0x3>;
59 cpu_suspend = <0x84000001>;
60 cpu_off = <0x84000002>;
61 cpu_on = <0x84000003>;
68 reg = <0x0 0xc0001000 0x1000>,
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Diomap.h33 #define OMAP2_L3_IO_OFFSET 0x90000000
36 #define OMAP2_L4_IO_OFFSET 0xb2000000
39 #define OMAP4_L3_IO_OFFSET 0xb4000000
42 #define AM33XX_L4_WK_IO_OFFSET 0xb5000000
45 #define OMAP4_L3_PER_IO_OFFSET 0xb1100000
48 #define OMAP2_EMU_IO_OFFSET 0xaa800000 /* Emulation */
58 #define L3_24XX_PHYS L3_24XX_BASE /* 0x68000000 --> 0xf8000000*/
61 #define L4_24XX_PHYS L4_24XX_BASE /* 0x48000000 --> 0xfa000000 */
65 #define L4_WK_243X_PHYS L4_WK_243X_BASE /* 0x49000000 --> 0xfb000000 */
70 /* 0x6e000000 --> 0xfe000000 */
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8998-sony-xperia-yoshino.dtsi18 qcom,msm-id = <0x124 0x20000>, <0x124 0x20001>; /* 8998v2, v2.1 */
19 qcom,board-id = <8 0>;
24 pinctrl-0 = <&div_clk1>;
27 #clock-cells = <0>;
45 startup-delay-us = <0>;
49 pinctrl-0 = <&main_cam_pwr_en>;
55 startup-delay-us = <0>;
59 pinctrl-0 = <&chat_cam_pwr_en>;
66 startup-delay-us = <0>;
70 pinctrl-0 = <&main_cam_pwr_io_en>;
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Drk3399.dtsi43 #size-cells = <0>;
71 cpu_l0: cpu@0 {
74 reg = <0x0 0x0>;
83 reg = <0x0 0x1>;
91 reg = <0x0 0x2>;
99 reg = <0x0 0x3>;
107 reg = <0x0 0x100>;
116 reg = <0x0 0x101>;
139 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW 0>,
140 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW 0>,
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3399.dtsi41 #size-cells = <0>;
69 cpu_l0: cpu@0 {
72 reg = <0x0 0x0>;
84 reg = <0x0 0x1>;
96 reg = <0x0 0x2>;
108 reg = <0x0 0x3>;
120 reg = <0x0 0x100>;
138 reg = <0x0 0x101>;
159 arm,psci-suspend-param = <0x0010000>;
168 arm,psci-suspend-param = <0x1010000>;
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtw89/
H A Drtw8851b_table.c10 {0x704, 0x601E0500},
11 {0x4000, 0x00000000},
12 {0x4004, 0xCA014000},
13 {0x4008, 0xC751D4F0},
14 {0x400C, 0x44511475},
15 {0x4010, 0x00000000},
16 {0x4014, 0x00000000},
17 {0x47BC, 0x00000380},
18 {0x4018, 0x4F4C084B},
19 {0x401C, 0x084A4E52},
[all …]
H A Drtw8852b_table.c10 {0x704, 0x601E0100},
11 {0x4000, 0x00000000},
12 {0x4004, 0xCA014000},
13 {0x4008, 0xC751D4F0},
14 {0x400C, 0x44511475},
15 {0x4010, 0x00000000},
16 {0x4014, 0x00000000},
17 {0x4018, 0x4F4C084B},
18 {0x401C, 0x084A4E52},
19 {0x4020, 0x4D504E4B},
[all …]
H A Drtw8852a_table.c10 {0xF0FF0001, 0x00000000},
11 {0xF03300FF, 0x00000001},
12 {0xF03500FF, 0x00000002},
13 {0xF03200FF, 0x00000003},
14 {0xF03400FF, 0x00000004},
15 {0xF03600FF, 0x00000005},
16 {0x704, 0x601E0100},
17 {0x714, 0x00000000},
18 {0x718, 0x13332333},
19 {0x714, 0x00010000},
[all …]
H A Drtw8852c_table.c10 {0xF0FF0000, 0x00000000},
11 {0xF03300FF, 0x00000001},
12 {0xF03400FF, 0x00000002},
13 {0xF03500FF, 0x00000003},
14 {0xF03600FF, 0x00000004},
15 {0x70C, 0x00000020},
16 {0x704, 0x601E0100},
17 {0x4000, 0x00000000},
18 {0x4004, 0xCA014000},
19 {0x4008, 0xC751D4F0},
[all …]