Home
last modified time | relevance | path

Searched +full:0 +full:xf0020000 (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Datmel,quadspi.yaml62 const: 0
82 reg = <0xf0020000 0x100>, <0xd0000000 0x8000000>;
88 #size-cells = <0>;
90 pinctrl-0 = <&pinctrl_spi0_default>;
92 flash@0 {
95 reg = <0>;
/openbmc/linux/arch/powerpc/boot/dts/
H A Dmedia5200.dts28 PowerPC,5200@0 {
35 memory@0 {
36 reg = <0x00000000 0x08000000>; // 128MB RAM
72 phy0: ethernet-phy@0 {
73 reg = <0>;
78 reg = <0x1000 0x100>;
83 interrupt-map-mask = <0xf800 0 0 7>;
84 interrupt-map = <0xc000 0 0 1 &media5200_fpga 0 2 // 1st slot
85 0xc000 0 0 2 &media5200_fpga 0 3
86 0xc000 0 0 3 &media5200_fpga 0 4
[all …]
/openbmc/u-boot/arch/arc/dts/
H A Dhsdk.dts23 #clock-cells = <0>;
61 reg = <0xf0000000 0x10>, <0xf00014B8 0x4>;
67 reg = <0xf0005000 0x1000>;
75 reg = <0xf0008000 0x2000>;
79 ehci@0xf0040000 {
81 reg = <0xf0040000 0x100>;
84 ohci@0xf0060000 {
86 reg = <0xf0060000 0x100>;
91 reg = <0xf0020000 0x1000>;
93 #size-cells = <0>;
[all …]
/openbmc/u-boot/arch/arm/mach-at91/include/mach/
H A Dsama5d3.h18 #define ATMEL_ID_FIQ 0 /* Advanced Interrupt Controller (FIQ) */
30 #define ATMEL_ID_USART0 12 /* USART 0 */
36 #define ATMEL_ID_TWI0 18 /* Two-Wire Interface 0 */
39 #define ATMEL_ID_MCI0 21 /* High Speed Multimedia Card Interface 0 */
42 #define ATMEL_ID_SPI0 24 /* Serial Peripheral Interface 0 */
56 #define ATMEL_ID_SSC0 38 /* Synchronous Serial Controller 0 */
70 #define ARCH_ID_SAMA5D3 0x8a5c07c0
71 #define ARCH_EXID_SAMA5D31 0x00444300
72 #define ARCH_EXID_SAMA5D33 0x00414300
73 #define ARCH_EXID_SAMA5D34 0x00414301
[all …]
H A Dsama5d4.h15 #define ATMEL_ID_FIQ 0 /* FIQ Interrupt */
21 #define ATMEL_ID_USART0 6 /* USART 0 */
23 #define ATMEL_ID_DMA0 8 /* DMA Controller 0 */
40 #define ATMEL_ID_UART0 27 /* UART 0 */
45 #define ATMEL_ID_TWI0 32 /* Two-Wire Interface 0 */
48 #define ATMEL_ID_MCI0 35 /* High Speed Multimedia Card Interface 0 */
50 #define ATMEL_ID_SPI0 37 /* Serial Peripheral Interface 0 */
53 #define ATMEL_ID_TC0 40 /* Timer Counter 0 (ch. 0, 1, 2) */
61 #define ATMEL_ID_SSC0 48 /* Synchronous Serial Controller 0 */
67 #define ATMEL_ID_GMAC0 54 /* Ethernet MAC 0 */
[all …]
H A Dsama5d2.h15 #define ATMEL_ID_FIQ 0 /* FIQ Interrupt ID */
21 #define ATMEL_ID_XDMAC0 6 /* DMA Controller 0 */
44 #define ATMEL_ID_TWIHS0 29 /* Two-wire Interface 0 */
46 #define ATMEL_ID_SDMMC0 31 /* Secure Data Memory Card Controller 0 */
48 #define ATMEL_ID_SPI0 33 /* Serial Peripheral Interface 0 */
50 #define ATMEL_ID_TC0 35 /* Timer Counter 0 (ch.0,1,2) */
53 #define ATMEL_ID_PWM 38 /* PWMController0 (ch. 0,1,2,3) */
58 #define ATMEL_ID_SSC0 43 /* Serial Synchronous Controller 0 */
69 #define ATMEL_ID_I2SC0 54 /* Inter-IC Sound Controller 0 */
71 #define ATMEL_ID_CAN0_INT0 56 /* MCAN 0 Interrupt0 */
[all …]
/openbmc/linux/arch/arm64/boot/dts/amazon/
H A Dalpine-v3.dtsi21 #size-cells = <0>;
23 cpu@0 {
26 reg = <0x0>;
28 d-cache-size = <0x8000>;
31 i-cache-size = <0xc000>;
40 reg = <0x1>;
42 d-cache-size = <0x8000>;
45 i-cache-size = <0xc000>;
54 reg = <0x2>;
56 d-cache-size = <0x8000>;
[all …]
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dsam9x60.dtsi37 #size-cells = <0>;
39 cpu@0 {
42 reg = <0>;
48 reg = <0x20000000 0x10000000>;
54 #clock-cells = <0>;
59 #clock-cells = <0>;
65 reg = <0x00300000 0x100000>;
68 ranges = <0 0x00300000 0x100000>;
79 #size-cells = <0>;
81 reg = <0x00500000 0x100000
[all …]
H A Dsama5d2.dtsi29 #size-cells = <0>;
31 cpu@0 {
34 reg = <0>;
41 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 0>;
46 reg = <0x740000 0x1000>;
62 reg = <0x73c000 0x1000>;
78 reg = <0x20000000 0x20000000>;
84 #clock-cells = <0>;
85 clock-frequency = <0>;
90 #clock-cells = <0>;
[all …]
H A Dsama5d3.dtsi46 #size-cells = <0>;
47 cpu@0 {
50 reg = <0x0>;
56 interrupts = <46 IRQ_TYPE_LEVEL_HIGH 0>;
61 reg = <0x20000000 0x8000000>;
67 #clock-cells = <0>;
68 clock-frequency = <0>;
73 #clock-cells = <0>;
74 clock-frequency = <0>;
79 #clock-cells = <0>;
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dsama5d2.dtsi17 #clock-cells = <0>;
18 clock-frequency = <0>;
23 #clock-cells = <0>;
24 clock-frequency = <0>;
36 reg = <0x00400000 0x100000>;
44 reg = <0x00500000 0x100000>;
52 reg = <0xa0000000 0x300>;
60 reg = <0xb0000000 0x300>;
74 reg = <0xf0000000 0x2000>;
81 reg = <0xf0014000 0x160>;
[all …]
H A Dsama5d3.dtsi45 #size-cells = <0>;
46 cpu@0 {
49 reg = <0x0>;
55 interrupts = <46 IRQ_TYPE_LEVEL_HIGH 0>;
59 reg = <0x20000000 0x8000000>;
65 #clock-cells = <0>;
66 clock-frequency = <0>;
71 #clock-cells = <0>;
72 clock-frequency = <0>;
77 #clock-cells = <0>;
[all …]
/openbmc/linux/arch/arm/
H A DKconfig.debug149 0x80000000 | 0xf0000000 | UART0
150 0x80004000 | 0xf0004000 | UART1
151 0x80008000 | 0xf0008000 | UART2
152 0x8000c000 | 0xf000c000 | UART3
153 0x80010000 | 0xf0010000 | UART4
154 0x80014000 | 0xf0014000 | UART5
155 0x80018000 | 0xf0018000 | UART6
156 0x8001c000 | 0xf001c000 | UART7
157 0x80020000 | 0xf0020000 | UART8
158 0x80024000 | 0xf0024000 | UART9
[all …]
/openbmc/linux/drivers/net/ethernet/freescale/
H A Dfec_main.c86 static const u16 fec_enet_vlan_pri_to_queue[8] = {0, 0, 1, 1, 1, 2, 2, 2};
90 #define FEC_ENET_RSEM_V 0x84
92 #define FEC_ENET_RAEM_V 0x8
93 #define FEC_ENET_RAFL_V 0x8
94 #define FEC_ENET_OPD_V 0xFFF0
97 #define FEC_ENET_XDP_PASS 0
98 #define FEC_ENET_XDP_CONSUMED BIT(0)
188 .driver_data = 0,
254 module_param_array(macaddr, byte, NULL, 0);
263 #define FEC_FLASHMAC 0xf0006006
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtw89/
H A Drtw8852b_table.c10 {0x704, 0x601E0100},
11 {0x4000, 0x00000000},
12 {0x4004, 0xCA014000},
13 {0x4008, 0xC751D4F0},
14 {0x400C, 0x44511475},
15 {0x4010, 0x00000000},
16 {0x4014, 0x00000000},
17 {0x4018, 0x4F4C084B},
18 {0x401C, 0x084A4E52},
19 {0x4020, 0x4D504E4B},
[all …]
H A Drtw8851b_table.c10 {0x704, 0x601E0500},
11 {0x4000, 0x00000000},
12 {0x4004, 0xCA014000},
13 {0x4008, 0xC751D4F0},
14 {0x400C, 0x44511475},
15 {0x4010, 0x00000000},
16 {0x4014, 0x00000000},
17 {0x47BC, 0x00000380},
18 {0x4018, 0x4F4C084B},
19 {0x401C, 0x084A4E52},
[all …]
H A Drtw8852c_table.c10 {0xF0FF0000, 0x00000000},
11 {0xF03300FF, 0x00000001},
12 {0xF03400FF, 0x00000002},
13 {0xF03500FF, 0x00000003},
14 {0xF03600FF, 0x00000004},
15 {0x70C, 0x00000020},
16 {0x704, 0x601E0100},
17 {0x4000, 0x00000000},
18 {0x4004, 0xCA014000},
19 {0x4008, 0xC751D4F0},
[all …]