Home
last modified time | relevance | path

Searched +full:0 +full:xe000e010 (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/timer/
H A Darm,armv7m-systick.yaml43 reg = <0xe000e010 0x10>;
50 reg = <0xe000e010 0x10>;
/openbmc/u-boot/arch/arm/dts/
H A Darmv7-m.dtsi8 reg = <0xe000e100 0xc00>;
13 reg = <0xe000e010 0x10>;
/openbmc/linux/arch/arm/boot/dts/
H A Darmv7-m.dtsi7 reg = <0xe000e100 0xc00>;
12 reg = <0xe000e010 0x10>;
/openbmc/qemu/include/hw/timer/
H A Darmv7m_systick.h26 * + sysbus MMIO region 0 is the register interface (covering
27 * the registers which are mapped at address 0xE000E010)
28 * + sysbus IRQ 0 is the interrupt line to the NVIC
30 * (used when SYST_CSR.CLKSOURCE == 0)
/openbmc/u-boot/arch/arm/cpu/armv7m/
H A Dsystick-timer.c30 #define SYSTICK_BASE 0xE000E010
39 #define TIMER_MAX_VAL 0x00FFFFFF
40 #define SYSTICK_CTRL_EN BIT(0)
41 /* Clock source: 0 = Ref clock, 1 = CPU clock */
45 #define SYSTICK_CAL_TENMS_MASK 0x00FFFFFF
62 /* Any write to current_val reg clears it to 0 */ in timer_init()
63 writel(0, &systick->current_val); in timer_init()
83 gd->arch.tbl = 0; in timer_init()
84 gd->arch.tbu = 0; in timer_init()
87 return 0; in timer_init()
/openbmc/u-boot/board/xilinx/zynq/zynq-zc770-xm011-x16/
H A Dps7_init_gpl.c9 EMIT_MASKWRITE(0xF8000008, 0x0000FFFFU, 0x0000DF0DU),
10 EMIT_MASKWRITE(0xF8000110, 0x003FFFF0U, 0x000FA220U),
11 EMIT_MASKWRITE(0xF8000100, 0x0007F000U, 0x00028000U),
12 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000010U),
13 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000001U),
14 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000000U),
15 EMIT_MASKPOLL(0xF800010C, 0x00000001U),
16 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000000U),
17 EMIT_MASKWRITE(0xF8000120, 0x1F003F30U, 0x1F000200U),
18 EMIT_MASKWRITE(0xF8000114, 0x003FFFF0U, 0x0012C220U),
[all …]
/openbmc/u-boot/board/xilinx/zynq/zynq-zc770-xm011/
H A Dps7_init_gpl.c9 EMIT_MASKWRITE(0xF8000008, 0x0000FFFFU, 0x0000DF0DU),
10 EMIT_MASKWRITE(0xF8000110, 0x003FFFF0U, 0x000FA220U),
11 EMIT_MASKWRITE(0xF8000100, 0x0007F000U, 0x00028000U),
12 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000010U),
13 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000001U),
14 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000000U),
15 EMIT_MASKPOLL(0xF800010C, 0x00000001U),
16 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000000U),
17 EMIT_MASKWRITE(0xF8000120, 0x1F003F30U, 0x1F000200U),
18 EMIT_MASKWRITE(0xF8000114, 0x003FFFF0U, 0x0012C220U),
[all …]
/openbmc/u-boot/board/xilinx/zynq/zynq-zc770-xm012/
H A Dps7_init_gpl.c9 EMIT_MASKWRITE(0xF8000008, 0x0000FFFFU, 0x0000DF0DU),
10 EMIT_MASKWRITE(0xF8000110, 0x003FFFF0U, 0x000FA220U),
11 EMIT_MASKWRITE(0xF8000100, 0x0007F000U, 0x00028000U),
12 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000010U),
13 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000001U),
14 EMIT_MASKWRITE(0xF8000100, 0x00000001U, 0x00000000U),
15 EMIT_MASKPOLL(0xF800010C, 0x00000001U),
16 EMIT_MASKWRITE(0xF8000100, 0x00000010U, 0x00000000U),
17 EMIT_MASKWRITE(0xF8000120, 0x1F003F30U, 0x1F000200U),
18 EMIT_MASKWRITE(0xF8000114, 0x003FFFF0U, 0x0012C220U),
[all …]
/openbmc/u-boot/board/bitmain/antminer_s9/bitmain-antminer-s9/
H A Dps7_init_gpl.c9 EMIT_MASKWRITE(0xf8000008, 0x0000ffff, 0x0000df0d),
10 EMIT_MASKWRITE(0xf8000110, 0x003ffff0, 0x000fa220),
11 EMIT_MASKWRITE(0xf8000100, 0x0007f000, 0x00028000),
12 EMIT_MASKWRITE(0xf8000100, 0x00000010, 0x00000010),
13 EMIT_MASKWRITE(0xf8000100, 0x00000001, 0x00000001),
14 EMIT_MASKWRITE(0xf8000100, 0x00000001, 0x00000000),
15 EMIT_MASKPOLL(0xf800010c, 0x00000001),
16 EMIT_MASKWRITE(0xf8000100, 0x00000010, 0x00000000),
17 EMIT_MASKWRITE(0xf8000120, 0x1f003f30, 0x1f000200),
18 EMIT_MASKWRITE(0xf8000114, 0x003ffff0, 0x0012c220),
[all …]
/openbmc/qemu/hw/arm/
H A Darmv7m.c34 return s->base | (offset & 0x1ffffff) >> 5; in bitband_addr()
107 "bitband", 0x02000000); in bitband_init()
126 0x20000000, 0x40000000
130 0x22000000, 0x42000000
141 attrs.secure = 0; in v7m_sysreg_ns_write()
161 attrs.secure = 0; in v7m_sysreg_ns_read()
169 *data = 0; in v7m_sysreg_ns_read()
188 mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->systick[attrs.secure]), 0); in v7m_systick_write()
201 mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->systick[attrs.secure]), 0); in v7m_systick_read()
220 qemu_log_mask(LOG_UNIMP, "Read of unassigned area of PPB: offset 0x%x\n", in ppb_default_read()
[all …]
/openbmc/qemu/hw/intc/
H A Darmv7m_nvic.c37 * and one for the unused exception number 0).
44 * for (i = 1; i < s->num_irq; i++) to avoid the unused slot 0.
47 * so line 0 is exception 16.
61 #define NVIC_NOEXC_PRIO 0x100
63 #define NVIC_NS_PRIO_LIMIT 0x80
66 0x00, 0xb0, 0x1b, 0x00, 0x0d, 0xe0, 0x05, 0xb1
93 * 0 if there is more than one active exception
107 int irq, nhand = 0; in nvic_rettobase()
116 return 0; in nvic_rettobase()
126 * 0 if no external interrupt is pending
[all …]