Home
last modified time | relevance | path

Searched +full:0 +full:x89000 (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dqoriq-fman3-0-1g-1.dtsi11 cell-index = <0x9>;
13 reg = <0x89000 0x1000>;
17 cell-index = <0x29>;
19 reg = <0xa9000 0x1000>;
25 reg = <0xe2000 0x1000>;
33 #size-cells = <0>;
35 reg = <0xe3000 0x1000>;
37 pcsphy1: ethernet-phy@0 {
38 reg = <0x0>;
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dqoriq-fman3-0-10g-3.dtsi3 * QorIQ FMan v3 10g port #3 device tree stub [ controller @ offset 0x400000 ]
11 cell-index = <0x9>;
13 reg = <0x89000 0x1000>;
18 cell-index = <0x29>;
20 reg = <0xa9000 0x1000>;
27 reg = <0xe2000 0x1000>;
36 #size-cells = <0>;
38 reg = <0xe3000 0x1000>;
41 pcsphy1: ethernet-phy@0 {
42 reg = <0x0>;
H A Dqoriq-fman-0-1g-1.dtsi2 * QorIQ FMan 1g port #1 device tree stub [ controller @ offset 0x400000 ]
37 cell-index = <0x9>;
39 reg = <0x89000 0x1000>;
43 cell-index = <0x29>;
45 reg = <0xa9000 0x1000>;
51 reg = <0xe2000 0x1000>;
59 #size-cells = <0>;
61 reg = <0xe3120 0xee0>;
64 reg = <0x8>;
H A Dqoriq-fman-1-1g-1.dtsi2 * QorIQ FMan 1g port #1 device tree stub [ controller @ offset 0x500000 ]
37 cell-index = <0x9>;
39 reg = <0x89000 0x1000>;
43 cell-index = <0x29>;
45 reg = <0xa9000 0x1000>;
51 reg = <0xe2000 0x1000>;
59 #size-cells = <0>;
61 reg = <0xe3120 0xee0>;
64 reg = <0x8>;
H A Dqoriq-fman3-1-1g-1.dtsi2 * QorIQ FMan v3 1g port #1 device tree stub [ controller @ offset 0x500000 ]
37 cell-index = <0x9>;
39 reg = <0x89000 0x1000>;
43 cell-index = <0x29>;
45 reg = <0xa9000 0x1000>;
51 reg = <0xe2000 0x1000>;
67 #size-cells = <0>;
69 reg = <0xe3000 0x1000>;
72 pcsphy9: ethernet-phy@0 {
73 reg = <0x0>;
H A Dqoriq-fman3-0-10g-1-best-effort.dtsi2 * QorIQ FMan v3 1g port #1 device tree stub [ controller @ offset 0x400000 ]
37 cell-index = <0x9>;
39 reg = <0x89000 0x1000>;
45 cell-index = <0x29>;
47 reg = <0xa9000 0x1000>;
55 reg = <0xe2000 0x1000>;
71 #size-cells = <0>;
73 reg = <0xe3000 0x1000>;
76 pcsphy1: ethernet-phy@0 {
77 reg = <0x0>;
H A Dqoriq-fman3-0-1g-1.dtsi2 * QorIQ FMan v3 1g port #1 device tree stub [ controller @ offset 0x400000 ]
37 cell-index = <0x9>;
39 reg = <0x89000 0x1000>;
43 cell-index = <0x29>;
45 reg = <0xa9000 0x1000>;
51 reg = <0xe2000 0x1000>;
67 #size-cells = <0>;
69 reg = <0xe3000 0x1000>;
72 pcsphy1: ethernet-phy@0 {
73 reg = <0x0>;
/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,mdss.yaml19 pattern: "^display-subsystem@[0-9a-f]+$"
102 "^display-controller@[1-9a-f][0-9a-f]*$":
110 "^dsi@[1-9a-f][0-9a-f]*$":
118 "^phy@[1-9a-f][0-9a-f]*$":
138 "^hdmi-tx@[1-9a-f][0-9a-f]*$":
159 reg = <0x1a00000 0x1000>,
160 <0x1ac8000 0x3000>;
183 reg = <0x01a01000 0x89000>;
187 interrupts = <0>;
202 #size-cells = <0>;
[all …]
/openbmc/linux/drivers/soc/tegra/cbb/
H A Dtegra234-cbb.c8 * Error types supported by CBB2.0 are:
27 #define FABRIC_EN_CFG_INTERRUPT_ENABLE_0_0 0x0
28 #define FABRIC_EN_CFG_STATUS_0_0 0x40
29 #define FABRIC_EN_CFG_ADDR_INDEX_0_0 0x60
30 #define FABRIC_EN_CFG_ADDR_LOW_0 0x80
31 #define FABRIC_EN_CFG_ADDR_HI_0 0x84
33 #define FABRIC_MN_MASTER_ERR_EN_0 0x200
34 #define FABRIC_MN_MASTER_ERR_FORCE_0 0x204
35 #define FABRIC_MN_MASTER_ERR_STATUS_0 0x208
36 #define FABRIC_MN_MASTER_ERR_OVERFLOW_STATUS_0 0x20c
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dfsl-fman.txt28 FMan block. The offset is 0xc4 from the beginning of the
29 Frame Processing Manager memory map (0xc3000 from the
44 DEVDISR[1] 1 0
49 DCFG_DEVDISR2[6] 1 0
56 DCFG_CCSR_DEVDISR2[24] 1 0
148 muram@0 {
150 ranges = <0 0x000000 0x28000>;
215 cell-index = <0x28>;
217 reg = <0xa8000 0x1000>;
221 cell-index = <0x8>;
[all …]
/openbmc/linux/arch/arm/boot/dts/nuvoton/
H A Dnuvoton-common-npcm7xx.dtsi17 #clock-cells = <0>;
25 #clock-cells = <0>;
33 #clock-cells = <0>;
41 #clock-cells = <0>;
49 #clock-cells = <0>;
56 #clock-cells = <0>;
66 ranges = <0x0 0xf0000000 0x00900000>;
70 reg = <0x3fe000 0x1000>;
75 reg = <0x3fc000 0x1000>;
87 reg = <0x3ff000 0x1000>,
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8953.dtsi25 #clock-cells = <0>;
31 #clock-cells = <0>;
39 #size-cells = <0>;
41 CPU0: cpu@0 {
44 reg = <0x0>;
54 reg = <0x1>;
64 reg = <0x2>;
74 reg = <0x3>;
84 reg = <0x100>;
94 reg = <0x101>;
[all …]
H A Dmsm8939.dtsi29 #clock-cells = <0>;
35 #clock-cells = <0>;
42 #size-cells = <0>;
48 reg = <0x100>;
66 reg = <0x101>;
79 reg = <0x102>;
92 reg = <0x103>;
101 CPU4: cpu@0 {
105 reg = <0x0>;
123 reg = <0x1>;
[all …]
H A Dsdm630.dtsi33 #clock-cells = <0>;
40 #clock-cells = <0>;
48 #size-cells = <0>;
53 reg = <0x0 0x100>;
73 reg = <0x0 0x101>;
88 reg = <0x0 0x102>;
103 reg = <0x0 0x103>;
115 CPU4: cpu@0 {
118 reg = <0x0 0x0>;
138 reg = <0x0 0x1>;
[all …]
H A Dmsm8916.dtsi26 reg = <0 0x80000000 0 0>;
35 reg = <0x0 0x86000000 0x0 0x300000>;
41 reg = <0x0 0x86300000 0x0 0x100000>;
49 reg = <0x0 0x86400000 0x0 0x100000>;
54 reg = <0x0 0x86500000 0x0 0x180000>;
59 reg = <0x0 0x86680000 0x0 0x80000>;
65 reg = <0x0 0x86700000 0x0 0xe0000>;
72 reg = <0x0 0x867e0000 0x0 0x20000>;
77 reg = <0x0 0x86800000 0x0 0x2b00000>;
82 reg = <0x0 0x89300000 0x0 0x600000>;
[all …]
/openbmc/linux/drivers/clk/qcom/
H A Dgcc-msm8996.c49 .offset = 0x00000,
52 .enable_reg = 0x52000,
53 .enable_mask = BIT(0),
79 .offset = 0x00000,
94 .enable_reg = 0x5200c,
95 .enable_mask = BIT(0),
111 .enable_reg = 0x5200c,
126 .offset = 0x77000,
129 .enable_reg = 0x52000,
143 .offset = 0x77000,
[all …]
H A Dgcc-msm8998.c27 #define GCC_MMSS_MISC 0x0902C
28 #define GCC_GPU_MISC 0x71028
31 { 250000000, 2000000000, 0 },
36 .offset = 0x0,
41 .enable_reg = 0x52000,
42 .enable_mask = BIT(0),
55 .offset = 0x0,
68 .offset = 0x0,
81 .offset = 0x0,
94 .offset = 0x0,
[all …]