Home
last modified time | relevance | path

Searched +full:0 +full:x5f000 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dmc_regs.h12 #define DMC_SSP_BASE_ADDR_GEN9 0x00002FC0
14 #define _PIPEDMC_CONTROL_A 0x45250
15 #define _PIPEDMC_CONTROL_B 0x45254
19 #define PIPEDMC_ENABLE REG_BIT(0)
21 #define MTL_PIPEDMC_CONTROL _MMIO(0x45250)
24 #define _ADLP_PIPEDMC_REG_MMIO_BASE_A 0x5f000
25 #define _TGL_PIPEDMC_REG_MMIO_BASE_A 0x92000
30 0x400 * ((dmc_id) - 1))
32 #define __DMC_REG_MMIO_BASE 0x8f000
43 #define _DMC_EVT_HTP_0 0x8f004
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dmarvell,armada-3700-utmi-phy.yaml28 const: 0
49 reg = <0x5f000 0x800>;
51 #phy-cells = <0>;
56 reg = <0x5f800 0x800>;
/openbmc/linux/arch/arm64/boot/dts/marvell/
H A Darmada-37xx.dtsi35 reg = <0 0x4000000 0 0x200000>;
40 reg = <0 0x4400000 0 0x1000000>;
47 #size-cells = <0>;
48 cpu0: cpu@0 {
51 reg = <0>;
85 /* 32M internal register @ 0xd000_0000 */
86 ranges = <0x0 0x0 0xd0000000 0x2000000>;
90 reg = <0x8300 0x40>;
98 reg = <0xd000 0x1000>;
104 #size-cells = <0>;
[all …]
/openbmc/linux/tools/testing/selftests/sparc64/drivers/
H A Dadi-test.c21 #define DEBUG_LEVEL_1_BIT (0x0001)
22 #define DEBUG_LEVEL_2_BIT (0x0002)
23 #define DEBUG_LEVEL_3_BIT (0x0004)
24 #define DEBUG_LEVEL_4_BIT (0x0008)
25 #define DEBUG_TIMING_BIT (0x1000)
28 #define DEBUG 0x0001
56 } while (0)
66 } while (0)
69 asm volatile(" rd %%tick, %0\n" : "=r" (_x))
94 .name = "read", .total = 0, .count = 0, .bytes = 0};
[all …]
/openbmc/linux/drivers/rapidio/devices/
H A Dtsi721.h13 DBG_NONE = 0,
14 DBG_INIT = BIT(0), /* driver init */
26 DBG_ALL = ~0,
36 } while (0)
53 #define DEFAULT_HOPCOUNT 0xff
54 #define DEFAULT_DESTID 0xff
57 #define PCI_DEVICE_ID_TSI721 0x80ab
59 #define BAR_0 0
67 #define TSI721_MAINT_WIN 0 /* Window for outbound maintenance requests */
68 #define IDB_QUEUE 0 /* Inbound Doorbell Queue to use */
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Ddra7-l4.dtsi1 &l4_cfg { /* 0x4a000000 */
4 clocks = <&l4cfg_clkctrl DRA7_L4CFG_L4_CFG_CLKCTRL 0>;
6 reg = <0x4a000000 0x800>,
7 <0x4a000800 0x800>,
8 <0x4a001000 0x1000>;
12 ranges = <0x00000000 0x4a000000 0x100000>, /* segment 0 */
13 <0x00100000 0x4a100000 0x100000>, /* segment 1 */
14 <0x00200000 0x4a200000 0x100000>; /* segment 2 */
17 segment@0 { /* 0x4a000000 */
21 ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
[all …]