Home
last modified time | relevance | path

Searched +full:0 +full:x56221000 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-imx8/
H A Dimx-regs.h9 #define LPUART_BASE 0x5A060000
11 #define GPT1_BASE_ADDR 0x5D140000
12 #define SCU_LPUART_BASE 0x33220000
13 #define GPIO1_BASE_ADDR 0x5D080000
14 #define GPIO2_BASE_ADDR 0x5D090000
15 #define GPIO3_BASE_ADDR 0x5D0A0000
16 #define GPIO4_BASE_ADDR 0x5D0B0000
17 #define GPIO5_BASE_ADDR 0x5D0C0000
18 #define GPIO6_BASE_ADDR 0x5D0D0000
19 #define GPIO7_BASE_ADDR 0x5D0E0000
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dfsl,imx8qxp-csr.yaml23 pattern: "^syscon@[0-9a-f]+$"
82 reg = <0x56221000 0x1000>;
93 #size-cells = <0>;
95 port@0 {
97 #size-cells = <0>;
98 reg = <0>;
100 mipi_lvds_0_pxl2dpi_dc0_pixel_link0: endpoint@0 {
101 reg = <0>;
113 #size-cells = <0>;
116 mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch0: endpoint@0 {
[all …]
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dfsl,imx8qxp-pixel-link-msi-bus.yaml73 "^.*@[0-9a-f]+$":
95 reg = <0x56200000 0x20000>;
108 reg = <0x56221000 0x1000>;
119 #size-cells = <0>;
121 port@0 {
123 #size-cells = <0>;
124 reg = <0>;
126 mipi_lvds_0_pxl2dpi_dc0_pixel_link0: endpoint@0 {
127 reg = <0>;
139 #size-cells = <0>;
[all …]