Searched +full:0 +full:x3e001000 (Results 1 – 5 of 5) sorted by relevance
18 0 to 32.76 reg = <0x0 0x20002000 0x0 0x1000>, <0x0 0x3E001000 0x0 0x1000>;
21 #size-cells = <0>;23 cpu0: cpu@0 {26 reg = <0>;33 secondary-boot-reg = <0x35004178>;41 #address-cells = <0>;43 reg = <0x3ff01000 0x1000>,44 <0x3ff00100 0x100>;49 reg = <0x3404e000 0x400>; /* 1 KiB in SRAM */54 reg = <0x3e000000 0x118>;64 reg = <0x3e001000 0x118>;[all …]
21 #size-cells = <0>;23 cpu0: cpu@0 {26 reg = <0>;33 secondary-boot-reg = <0x3500417c>;41 #address-cells = <0>;43 reg = <0x3ff01000 0x1000>,44 <0x3ff00100 0x100>;49 reg = <0x3404c000 0x400>; /* 1 KiB in SRAM */54 reg = <0x3e000000 0x1000>;64 reg = <0x3e001000 0x1000>;[all …]
15 #size-cells = <0>;17 cpu0: cpu@0 {23 reg = <0>;173 #clock-cells = <0>;178 mboxes = <&mbox 0>;189 reg = <0x0 0x2010000 0x0 0x1000>;201 reg = <0x0 0x2000000 0x0 0xC000>;210 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";211 reg = <0x0 0xc000000 0x0 0x4000000>;212 #address-cells = <0>;[all …]
18 #size-cells = <0>;49 CPU0: cpu@0 {52 reg = <0x0 0x0>;60 reg = <0x0 0x100>;68 reg = <0x0 0x200>;76 reg = <0x0 0x300>;84 reg = <0x0 0x400>;92 reg = <0x0 0x500>;100 reg = <0x0 0x600>;108 reg = <0x0 0x700>;[all …]