/openbmc/linux/arch/arm/boot/dts/nxp/ls/ |
H A D | ls1021a-tqmls1021a.dtsi | 33 /* MC34VR500 DC/DC regulator at 0x8, managed by PMIC */ 34 /* On-board PMC at 0x11 */ 38 reg = <0x4c>; 44 reg = <0x51>; 50 reg = <0x54>; 59 reg = <0x8>; 67 qflash0: flash@0 { 74 reg = <0>; 81 uboot@0 { 83 reg = <0x0 0xe0000>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/marvell/ |
H A D | armada-385-linksys-cobra.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
H A D | armada-385-linksys-caiman.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
H A D | armada-385-linksys-shelby.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/ti/omap/ |
H A D | dra72-evm.dts | 10 memory@0 { 12 reg = <0x0 0x80000000 0x0 0x40000000>; /* 1024 MB */ 22 reg = <0x0 0x95800000 0x0 0x3800000>; 29 reg = <0x0 0x99000000 0x0 0x4000000>; 36 reg = <0x0 0x9d000000 0x0 0x2000000>; 55 reg = <0x58>; 95 pinctrl-0 = <&mmc1_pins_default>; 107 pinctrl-0 = <&mmc2_pins_default>;
|
H A D | dra72-evm-revc.dts | 12 memory@0 { 14 reg = <0x0 0x80000000 0x0 0x80000000>; /* 2GB */ 24 reg = <0x0 0x95800000 0x0 0x3800000>; 31 reg = <0x0 0x99000000 0x0 0x4000000>; 38 reg = <0x0 0x9d000000 0x0 0x2000000>; 57 reg = <0x58>; 125 pinctrl-0 = <&mmc1_pins_default>; 137 pinctrl-0 = <&mmc2_pins_default>;
|
H A D | am572x-idk-common.dtsi | 12 memory@0 { 14 reg = <0x0 0x80000000 0x0 0x80000000>; 24 reg = <0x0 0x95800000 0x0 0x3800000>; 31 reg = <0x0 0x99000000 0x0 0x4000000>; 38 reg = <0x0 0x9d000000 0x0 0x2000000>; 45 reg = <0x0 0x9f000000 0x0 0x800000>; 55 gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
|
H A D | omap5-uevm.dts | 15 reg = <0 0x80000000 0 0x7f000000>; /* 2032 MB */ 25 reg = <0 0x95000000 0 0x800000>; 32 reg = <0 0x95800000 0 0x3800000>; 56 pinctrl-0 = <&evm_keys_pins>; 59 #size-cells = <0>; 139 reg = <0x50>; 145 pinctrl-0 = <&i2c5_pins>; 151 reg = <0x22>; 159 pinctrl-0 = <&mmc1_pins>; 167 OMAP5_IOPAD(0x0b6, PIN_INPUT | MUX_MODE6) /* gpio3_83 */ [all …]
|
H A D | am571x-idk.dts | 21 reg = <0x0 0x80000000 0x0 0x40000000>; 31 reg = <0x0 0x95800000 0x0 0x3800000>; 38 reg = <0x0 0x99000000 0x0 0x4000000>; 45 reg = <0x0 0x9d000000 0x0 0x2000000>; 104 gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>; 201 pinctrl-0 = <&mmc1_pins_default_no_clk_pu>; 207 pinctrl-0 = <&mmc2_pins_default>;
|
H A D | dra71-evm.dts | 17 reg = <0x0 0x80000000 0x0 0x80000000>; /* 2GB */ 27 reg = <0x0 0x95800000 0x0 0x3800000>; 34 reg = <0x0 0x99000000 0x0 0x4000000>; 41 reg = <0x0 0x9d000000 0x0 0x2000000>; 57 states = <1800000 0x0 58 3300000 0x1>; 84 reg = <0x60>; 132 reg = <0x61>; 196 gpios = <0 GPIO_ACTIVE_LOW>; 204 pinctrl-0 = <&mmc1_pins_default_no_clk_pu>; [all …]
|
H A D | am57xx-beagle-x15-common.dtsi | 28 memory@0 { 30 reg = <0x0 0x80000000 0x0 0x80000000>; 61 reg = <0x0 0x95800000 0x0 0x3800000>; 68 reg = <0x0 0x99000000 0x0 0x4000000>; 75 reg = <0x0 0x9d000000 0x0 0x2000000>; 82 reg = <0x0 0x9f000000 0x0 0x800000>; 153 gpio-fan,speed-map = <0 0>, 176 #size-cells = <0>; 178 port@0 { 179 reg = <0>; [all …]
|
/openbmc/linux/drivers/staging/rtl8192e/rtl8192e/ |
H A D | r8192E_phyreg.h | 10 #define RF_DATA 0x1d4 12 #define rPMAC_Reset 0x100 13 #define rPMAC_TxStart 0x104 14 #define rPMAC_TxLegacySIG 0x108 15 #define rPMAC_TxHTSIG1 0x10c 16 #define rPMAC_TxHTSIG2 0x110 17 #define rPMAC_PHYDebug 0x114 18 #define rPMAC_TxPacketNum 0x118 19 #define rPMAC_TxIdle 0x11c 20 #define rPMAC_TxMACHeader0 0x120 [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | ep8248e.dts | 26 #size-cells = <0>; 28 PowerPC,8248@0 { 30 reg = <0>; 35 timebase-frequency = <0>; 36 clock-frequency = <0>; 46 reg = <0xf0010100 0x40>; 48 ranges = <0 0 0xfc000000 0x04000000 49 1 0 0xfa000000 0x00008000>; 51 flash@0,3800000 { 53 reg = <0 0x3800000 0x800000>; [all …]
|
/openbmc/linux/include/sound/ |
H A D | cs35l56.h | 16 #define CS35L56_DEVID 0x0000000 17 #define CS35L56_REVID 0x0000004 18 #define CS35L56_RELID 0x000000C 19 #define CS35L56_OTPID 0x0000010 20 #define CS35L56_SFT_RESET 0x0000020 21 #define CS35L56_GLOBAL_ENABLES 0x0002014 22 #define CS35L56_BLOCK_ENABLES 0x0002018 23 #define CS35L56_BLOCK_ENABLES2 0x000201C 24 #define CS35L56_REFCLK_INPUT 0x0002C04 25 #define CS35L56_GLOBAL_SAMPLE_RATE 0x0002C0C [all …]
|
/openbmc/linux/drivers/staging/rtl8712/ |
H A D | rtl871x_mp_phy_regdef.h | 36 * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF 38 * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 39 * 3. RF register 0x00-2E 44 * 1. Page1(0x100) 46 #define rPMAC_Reset 0x100 47 #define rPMAC_TxStart 0x104 48 #define rPMAC_TxLegacySIG 0x108 49 #define rPMAC_TxHTSIG1 0x10c 50 #define rPMAC_TxHTSIG2 0x110 51 #define rPMAC_PHYDebug 0x114 [all …]
|
/openbmc/linux/drivers/staging/rtl8723bs/include/ |
H A D | Hal8192CPhyReg.h | 41 /* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */ 43 /* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */ 44 /* 3. RF register 0x00-2E */ 52 /* 1. Page1(0x100) */ 54 #define rPMAC_Reset 0x100 55 #define rPMAC_TxStart 0x104 56 #define rPMAC_TxLegacySIG 0x108 57 #define rPMAC_TxHTSIG1 0x10c 58 #define rPMAC_TxHTSIG2 0x110 59 #define rPMAC_PHYDebug 0x114 [all …]
|
/openbmc/linux/include/linux/mfd/ |
H A D | intel-m10-bmc.h | 16 #define M10BMC_N3000_LEGACY_BUILD_VER 0x300468 17 #define M10BMC_N3000_SYS_BASE 0x300800 18 #define M10BMC_N3000_SYS_END 0x300fff 19 #define M10BMC_N3000_FLASH_BASE 0x10000000 20 #define M10BMC_N3000_FLASH_END 0x1fffffff 23 #define M10BMC_STAGING_BASE 0x18000000 24 #define M10BMC_STAGING_SIZE 0x3800000 27 #define NIOS2_N3000_FW_VERSION 0x0 28 #define M10BMC_N3000_MAC_LOW 0x10 29 #define M10BMC_N3000_MAC_BYTE4 GENMASK(7, 0) [all …]
|
/openbmc/linux/drivers/accel/habanalabs/include/gaudi2/asic_reg/ |
H A D | dcore0_mme_ctrl_lo_masks.h | 24 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_AGU_IN_SHIFT 0 25 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_AGU_IN_MASK 0x1F 27 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_EU_MASK 0x20 29 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_AP_MASK 0x40 31 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_AGU_COUT_MASK 0x180 33 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_SB_IN_EMPTY_MASK 0x3E00 35 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_AGU_COUT_SM_IDLE_MASK 0xC000 37 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_WBC_AXI_IDLE_MASK 0x30000 39 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_SB_IN_AXI_IDLE_MASK 0x7C0000 41 #define DCORE0_MME_CTRL_LO_ARCH_STATUS_ACCUM_FREE_MASK 0x3800000 [all …]
|
/openbmc/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-j7200-som-p0.dtsi | 14 reg = <0x00 0x80000000 0x00 0x80000000>, 15 <0x08 0x80000000 0x00 0x80000000>; 24 reg = <0x00 0x9e800000 0x00 0x01800000>; 25 alignment = <0x1000>; 31 reg = <0x00 0xa0000000 0x00 0x100000>; 37 reg = <0x00 0xa0100000 0x00 0xf00000>; 43 reg = <0x00 0xa1000000 0x00 0x100000>; 49 reg = <0x00 0xa1100000 0x00 0xf00000>; 55 reg = <0x00 0xa2000000 0x00 0x100000>; 61 reg = <0x00 0xa2100000 0x00 0xf00000>; [all …]
|
H A D | k3-j721e-som-p0.dtsi | 16 reg = <0x00000000 0x80000000 0x00000000 0x80000000>, 17 <0x00000008 0x80000000 0x00000000 0x80000000>; 26 reg = <0x00 0x9e800000 0x00 0x01800000>; 27 alignment = <0x1000>; 33 reg = <0x00 0xa0000000 0x00 0x100000>; 39 reg = <0x00 0xa0100000 0x00 0xf00000>; 45 reg = <0x00 0xa1000000 0x00 0x100000>; 51 reg = <0x00 0xa1100000 0x00 0xf00000>; 57 reg = <0x00 0xa2000000 0x00 0x100000>; 63 reg = <0x00 0xa2100000 0x00 0xf00000>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/ |
H A D | ti,omap-remoteproc.yaml | 235 reg = <0x98000000 0x800000>; 244 ti,bootreg = <&scm_conf 0x304 0>; 250 clocks = <&tesla_clkctrl OMAP4_DSP_CLKCTRL 0>; 251 resets = <&prm_tesla 0>, <&prm_tesla 1>; 268 reg = <0 0x95800000 0 0x3800000>; 280 reg = <0x55020000 0x10000>; 287 clocks = <&ipu_clkctrl OMAP5_MMU_IPU_CLKCTRL 0>; 305 reg = <0x0 0x99000000 0x0 0x4000000>; 317 reg = <0x40800000 0x48000>, 318 <0x40e00000 0x8000>, [all …]
|
/openbmc/linux/drivers/media/dvb-frontends/ |
H A D | drxk_map.h | 2 #define AUD_COMM_EXEC__A 0x1000000 3 #define AUD_COMM_EXEC_STOP 0x0 4 #define FEC_COMM_EXEC__A 0x1C00000 5 #define FEC_COMM_EXEC_STOP 0x0 6 #define FEC_COMM_EXEC_ACTIVE 0x1 7 #define FEC_DI_COMM_EXEC__A 0x1C20000 8 #define FEC_DI_COMM_EXEC_STOP 0x0 9 #define FEC_DI_INPUT_CTL__A 0x1C20016 10 #define FEC_RS_COMM_EXEC__A 0x1C30000 11 #define FEC_RS_COMM_EXEC_STOP 0x0 [all …]
|
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/ |
H A D | reg.h | 7 #define REG_SYS_ISO_CTRL 0x0000 8 #define REG_SYS_FUNC_EN 0x0002 9 #define REG_APS_FSMCO 0x0004 10 #define REG_SYS_CLKR 0x0008 11 #define REG_9346CR 0x000A 12 #define REG_EE_VPD 0x000C 13 #define REG_AFE_MISC 0x0010 14 #define REG_SPS0_CTRL 0x0011 15 #define REG_SPS_OCP_CFG 0x0018 16 #define REG_RSV_CTRL 0x001C [all …]
|
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/ |
H A D | reg.h | 7 #define REG_SYS_ISO_CTRL 0x0000 8 #define REG_SYS_FUNC_EN 0x0002 9 #define REG_APS_FSMCO 0x0004 10 #define REG_SYS_CLKR 0x0008 11 #define REG_9346CR 0x000A 12 #define REG_EE_VPD 0x000C 13 #define REG_AFE_MISC 0x0010 14 #define REG_SPS0_CTRL 0x0011 15 #define REG_SPS_OCP_CFG 0x0018 16 #define REG_RSV_CTRL 0x001C [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx7-mba7.dtsi | 25 gpios = <&pca9555 0 GPIO_ACTIVE_HIGH>; 35 button-0 { 201 pinctrl-0 = <&pinctrl_ecspi1>; 202 cs-gpios = <&gpio4 0 GPIO_ACTIVE_LOW>, <&gpio4 1 GPIO_ACTIVE_LOW>, 209 pinctrl-0 = <&pinctrl_ecspi2>; 215 pinctrl-0 = <&pinctrl_enet1>; 226 #size-cells = <0>; 228 ethphy1_0: ethernet-phy@0 { 230 reg = <0>; 245 uboot@0 { [all …]
|