Searched +full:0 +full:x10021 (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/perf/ |
H A D | riscv,pmu.yaml | 78 value of variant must be 0xffffffff_ffffffff. 104 riscv,event-to-mhpmevent = <0x0000B 0x0000 0x0001>; 105 riscv,event-to-mhpmcounters = <0x00001 0x00001 0x00000001>, 106 <0x00002 0x00002 0x00000004>, 107 <0x00003 0x0000A 0x00000ff8>, 108 <0x10000 0x10033 0x000ff000>; 110 /* For event ID 0x0002 */ 111 <0x0000 0x0002 0xffffffff 0xffffffff 0x00000f8>, 112 /* For event ID 0-4 */ 113 <0x0 0x0 0xffffffff 0xfffffff0 0x00000ff0>, [all …]
|
/openbmc/qemu/target/riscv/ |
H A D | cpu.h | 106 PRIV_VERSION_1_10_0 = 0, 114 #define VEXT_VERSION_1_00_0 0x00010000 115 #define VEXT_VER_1_00_0_STR "v1.0" 126 EXT_STATUS_DISABLED = 0, 168 FIELD(VTYPE, VLMUL, 0, 3) 284 * When mideleg[i]=0 and mvien[i]=1, sie[i] is no more 290 * When hideleg[i]=0 and hvien[i]=1, vsie[i] is no more 295 target_ulong satp; /* since: priv-1.10.0 */ 306 target_ulong mtval; /* since: priv-1.10.0 */ 333 * from 0:12 are reserved. Bits 13:63 are not aliased and must be separately [all …]
|
/openbmc/linux/drivers/scsi/ |
H A D | zorro_esp.c | 60 unsigned char dma_addr; /* DMA address [0x0000] */ 61 unsigned char dmapad2[0x7fff]; 62 unsigned char dma_latch; /* DMA latch [0x8000] */ 68 unsigned char dma_addr; /* DMA address [0x0000] */ 69 unsigned char dmapad2[0xf]; 70 unsigned char dma_latch; /* DMA latch [0x0010] */ 76 unsigned char dma_led_ctrl; /* DMA led control [0x000] */ 77 unsigned char dmapad1[0x0f]; 78 unsigned char dma_addr0; /* DMA address (MSB) [0x010] */ 79 unsigned char dmapad2[0x03]; [all …]
|
/openbmc/linux/drivers/net/ethernet/chelsio/cxgb4/ |
H A D | cudbg_lib.c | 20 {0x7e40, 0x7e44, 0x020, 28}, /* t6_tp_pio_regs_20_to_3b */ 21 {0x7e40, 0x7e44, 0x040, 10}, /* t6_tp_pio_regs_40_to_49 */ 22 {0x7e40, 0x7e44, 0x050, 10}, /* t6_tp_pio_regs_50_to_59 */ 23 {0x7e40, 0x7e44, 0x060, 14}, /* t6_tp_pio_regs_60_to_6d */ 24 {0x7e40, 0x7e44, 0x06F, 1}, /* t6_tp_pio_regs_6f */ 25 {0x7e40, 0x7e44, 0x070, 6}, /* t6_tp_pio_regs_70_to_75 */ 26 {0x7e40, 0x7e44, 0x130, 18}, /* t6_tp_pio_regs_130_to_141 */ 27 {0x7e40, 0x7e44, 0x145, 19}, /* t6_tp_pio_regs_145_to_157 */ 28 {0x7e40, 0x7e44, 0x160, 1}, /* t6_tp_pio_regs_160 */ 29 {0x7e40, 0x7e44, 0x230, 25}, /* t6_tp_pio_regs_230_to_248 */ [all …]
|