Searched +full:0 +full:x07b00000 (Results 1 – 3 of 3) sorted by relevance
| /openbmc/qemu/hw/misc/ |
| H A D | allwinner-a10-dramc.c | 33 REG_SDR_CCR = 0x0000,
34 REG_SDR_ZQCR0 = 0x00a8,
35 REG_SDR_ZQSR = 0x00b0
51 REG_SDR_CCR_RESET = 0x80020000,
52 REG_SDR_ZQCR0_RESET = 0x07b00000,
53 REG_SDR_ZQSR_RESET = 0x80000000
67 case 0x2e4 ... AW_A10_DRAMC_IOSIZE: in allwinner_a10_dramc_read()
68 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_a10_dramc_read()
70 return 0; in allwinner_a10_dramc_read()
72 qemu_log_mask(LOG_UNIMP, "%s: unimplemented read offset 0x%04x\n", in allwinner_a10_dramc_read()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | qcom,qcs404-pinctrl.yaml | 71 - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-1][0-9])$"
141 reg = <0x01000000 0x200000>,
142 <0x01300000 0x200000>,
143 <0x07b00000 0x200000>;
146 gpio-ranges = <&tlmm 0 0 120>;
|
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | qcs404.dtsi | 24 #clock-cells = <0>;
30 #clock-cells = <0>;
37 #size-cells = <0>;
42 reg = <0x100>;
56 reg = <0x101>;
70 reg = <0x102>;
84 reg = <0x103>;
104 CPU_SLEEP_0: cpu-sleep-0 {
107 arm,psci-suspend-param = <0x40000003>;
161 reg = <0 0x80000000 0 0>;
[all …]
|