/openbmc/u-boot/arch/arm/mach-at91/include/mach/ |
H A D | at91_dbu.h | 25 u32 res1[7];/* 0x0024 - 0x003C Reserved */ 33 #define AT91_DBU_CID_ARCH_MASK 0x0ff00000 34 #define AT91_DBU_CID_ARCH_9xx 0x01900000 35 #define AT91_DBU_CID_ARCH_9XExx 0x02900000
|
/openbmc/linux/arch/powerpc/boot/dts/fsl/ |
H A D | p1010rdb-pa.dtsi | 36 partition@0 { 39 reg = <0x0 0x00100000>; 46 reg = <0x00100000 0x00100000>; 52 reg = <0x00200000 0x00400000>; 58 reg = <0x00600000 0x00400000>; 64 reg = <0x00a00000 0x00f00000>; 70 reg = <0x01900000 0x00700000>; 76 interrupts = <1 1 0 0>; 80 interrupts = <2 1 0 0>; 84 interrupts = <4 1 0 0>;
|
H A D | p1024rdb.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00b00000>; 74 reg = <0x00f00000 0x00100000>; 80 nand@1,0 { 85 reg = <0x1 0x0 0x40000>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/interconnect/ |
H A D | qcom,qcm2290.yaml | 90 reg = <0x01880000 0x60200>; 123 reg = <0x01900000 0x8200>; 132 reg = <0x04480000 0x80000>;
|
/openbmc/linux/arch/arm/boot/dts/broadcom/ |
H A D | bcm958522er.dts | 48 reg = <0x60000000 0x80000000>; 78 nand@0 { 80 reg = <0>; 91 partition@0 { 93 reg = <0x00000000 0x00200000>; 98 reg = <0x00200000 0x00400000>; 102 reg = <0x00600000 0x00a00000>; 106 reg = <0x01000000 0x03000000>; 110 reg = <0x04000000 0x3c000000>; 129 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm958525er.dts | 48 reg = <0x60000000 0x80000000>; 78 nand@0 { 80 reg = <0>; 91 partition@0 { 93 reg = <0x00000000 0x00200000>; 98 reg = <0x00200000 0x00400000>; 102 reg = <0x00600000 0x00a00000>; 106 reg = <0x01000000 0x03000000>; 110 reg = <0x04000000 0x3c000000>; 129 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm958525xmc.dts | 48 reg = <0x60000000 0x40000000>; 78 reg = <0x4c>; 83 reg = <0x52>; 89 reg = <0x68>; 94 nand@0 { 96 reg = <0>; 107 partition@0 { 109 reg = <0x00000000 0x00200000>; 114 reg = <0x00200000 0x00400000>; 118 reg = <0x00600000 0x00a00000>; [all …]
|
H A D | bcm958622hr.dts | 48 reg = <0x60000000 0x80000000>; 82 nand@0 { 84 reg = <0>; 95 partition@0 { 97 reg = <0x00000000 0x00200000>; 102 reg = <0x00200000 0x00400000>; 106 reg = <0x00600000 0x00a00000>; 110 reg = <0x01000000 0x03000000>; 114 reg = <0x04000000 0x3c000000>; 133 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm988312hr.dts | 48 reg = <0x60000000 0x80000000>; 82 nand@0 { 84 reg = <0>; 95 partition@0 { 97 reg = <0x00000000 0x00200000>; 102 reg = <0x00200000 0x00400000>; 106 reg = <0x00600000 0x00a00000>; 110 reg = <0x01000000 0x03000000>; 114 reg = <0x04000000 0x3c000000>; 133 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm958625hr.dts | 48 reg = <0x60000000 0x20000000>; 93 nand@0 { 95 reg = <0>; 106 partition@0 { 108 reg = <0x00000000 0x00200000>; 113 reg = <0x00200000 0x00400000>; 117 reg = <0x00600000 0x00a00000>; 121 reg = <0x01000000 0x03000000>; 125 reg = <0x04000000 0x3c000000>; 144 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm958623hr.dts | 48 reg = <0x60000000 0x80000000>; 82 nand@0 { 84 reg = <0>; 95 partition@0 { 97 reg = <0x00000000 0x00200000>; 102 reg = <0x00200000 0x00400000>; 106 reg = <0x00600000 0x00a00000>; 110 reg = <0x01000000 0x03000000>; 114 reg = <0x04000000 0x3c000000>; 133 pinctrl-0 = <&nand_sel>; [all …]
|
H A D | bcm958625k.dts | 47 reg = <0x60000000 0x80000000>; 72 nand@0 { 74 reg = <0>; 85 partition@0 { 87 reg = <0x00000000 0x00200000>; 92 reg = <0x00200000 0x00400000>; 96 reg = <0x00600000 0x00a00000>; 100 reg = <0x01000000 0x03000000>; 104 reg = <0x04000000 0x3c000000>; 127 pinctrl-0 = <&nand_sel>, <&gpiobs>, <&pwmc>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/broadcom/northstar2/ |
H A D | ns2-svk.dts | 50 bootargs = "earlycon=uart8250,mmio32,0x66130000"; 55 reg = <0x00000000 0x80000000 0x00000000 0x40000000>; 110 slic@0 { 112 reg = <0>; 116 pl022,hierarchy = <0>; 117 pl022,interface = <0>; 118 pl022,slave-tx-disable = <0>; 119 pl022,com-mode = <0>; 123 pl022,wait-state = <0>; 124 pl022,duplex = <0>; [all …]
|
/openbmc/linux/arch/mips/include/asm/sn/sn0/ |
H A D | addrs.h | 57 #define NASID_BITMASK (0x1ffLL) 62 #define BDDIR_UPPER_MASK (UINT64_CAST 0x7ffff << 10) 63 #define BDECC_UPPER_MASK (UINT64_CAST 0x3ffffff << 3) 70 #define NASID_BITMASK (0xffLL) 76 #define BDDIR_UPPER_MASK (UINT64_CAST 0xfffff << 10) 77 #define BDECC_UPPER_MASK (UINT64_CAST 0x7ffffff << 3) 90 ((widget == 0) ? NODE_BWIN_BASE((nasid), SWIN0_BIGWIN) \ 106 #define BWIN_WIDGET_MASK 0x7 150 #define MISC_PROM_BASE PHYS_TO_K0(0x01300000) 151 #define MISC_PROM_SIZE 0x200000 [all …]
|
/openbmc/linux/arch/arm/net/ |
H A D | bpf_jit_32.h | 12 #define ARM_R0 0 29 #define ARM_COND_EQ 0x0 /* == */ 30 #define ARM_COND_NE 0x1 /* != */ 31 #define ARM_COND_CS 0x2 /* unsigned >= */ 33 #define ARM_COND_CC 0x3 /* unsigned < */ 35 #define ARM_COND_MI 0x4 /* < 0 */ 36 #define ARM_COND_PL 0x5 /* >= 0 */ 37 #define ARM_COND_VS 0x6 /* Signed Overflow */ 38 #define ARM_COND_VC 0x7 /* No Signed Overflow */ 39 #define ARM_COND_HI 0x8 /* unsigned > */ [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | eiger.dts | 18 dcr-parent = <&{/cpus/cpu@0}>; 31 #size-cells = <0>; 33 cpu@0 { 36 reg = <0x00000000>; 37 clock-frequency = <0>; /* Filled in by U-Boot */ 38 timebase-frequency = <0>; /* Filled in by U-Boot */ 50 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */ 56 cell-index = <0>; 57 dcr-reg = <0x0c0 0x009>; 58 #address-cells = <0>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-j7200-main.dtsi | 10 #clock-cells = <0>; 18 reg = <0x00 0x70000000 0x00 0x100000>; 21 ranges = <0x00 0x00 0x70000000 0x100000>; 23 atf-sram@0 { 24 reg = <0x00 0x20000>; 30 reg = <0x00 0x00100000 0x00 0x1c000>; 33 ranges = <0x00 0x00 0x00100000 0x1c000>; 38 mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ 39 <0x4088 0x3>, <0x408c 0x3>; /* SERDES0 lane2/3 select */ 45 reg = <0x4044 0x10>; [all …]
|
H A D | k3-j784s4-main.dtsi | 11 reg = <0x00 0x70000000 0x00 0x800000>; 14 ranges = <0x00 0x00 0x70000000 0x800000>; 16 atf-sram@0 { 17 reg = <0x00 0x20000>; 21 reg = <0x1f0000 0x10000>; 25 reg = <0x200000 0x200000>; 36 reg = <0x00 0x01800000 0x00 0x200000>, /* GICD */ 37 <0x00 0x01900000 0x00 0x100000>, /* GICR */ 38 <0x00 0x6f000000 0x00 0x2000>, /* GICC */ 39 <0x00 0x6f010000 0x00 0x1000>, /* GICH */ [all …]
|
H A D | k3-j721s2-main.dtsi | 13 #clock-cells = <0>; 15 clock-frequency = <0>; 22 reg = <0x0 0x70000000 0x0 0x400000>; 25 ranges = <0x0 0x0 0x70000000 0x400000>; 27 atf-sram@0 { 28 reg = <0x0 0x20000>; 32 reg = <0x1f0000 0x10000>; 36 reg = <0x200000 0x200000>; 42 reg = <0x00 0x00104000 0x00 0x18000>; 45 ranges = <0x00 0x00 0x00104000 0x18000>; [all …]
|
H A D | k3-j721e-main.dtsi | 15 #clock-cells = <0>; 17 clock-frequency = <0>; 21 #clock-cells = <0>; 23 clock-frequency = <0>; 30 reg = <0x0 0x70000000 0x0 0x800000>; 33 ranges = <0x0 0x0 0x70000000 0x800000>; 35 atf-sram@0 { 36 reg = <0x0 0x20000>; 42 reg = <0 0x00100000 0 0x1c000>; /* excludes pinctrl region */ 45 ranges = <0x0 0x0 0x00100000 0x1c000>; [all …]
|
/openbmc/linux/drivers/net/wireless/realtek/rtw89/ |
H A D | rtw8851b_table.c | 10 {0x704, 0x601E0500}, 11 {0x4000, 0x00000000}, 12 {0x4004, 0xCA014000}, 13 {0x4008, 0xC751D4F0}, 14 {0x400C, 0x44511475}, 15 {0x4010, 0x00000000}, 16 {0x4014, 0x00000000}, 17 {0x47BC, 0x00000380}, 18 {0x4018, 0x4F4C084B}, 19 {0x401C, 0x084A4E52}, [all …]
|