Home
last modified time | relevance | path

Searched +full:0 +full:x0100 (Results 1 – 25 of 1025) sorted by relevance

12345678910>>...41

/openbmc/u-boot/include/power/
H A Dfg_battery_cell_params.h13 /* Shall be written to addr 0x80h */
15 0xA2A0,
16 0xB6E0,
17 0xB850,
18 0xBAD0,
19 0xBB20,
20 0xBB70,
21 0xBBC0,
22 0xBC20,
23 0xBC80,
[all …]
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,luton.dtsi15 #size-cells = <0>;
17 cpu@0 {
20 reg = <0>;
30 #clock-cells = <0>;
35 #clock-cells = <0>;
43 ranges = <0 0x60000000 0x10200000>;
46 pinctrl-0 = <&uart_pins>;
50 reg = <0x10100000 0x20>;
60 reg = <0x70068 0x68>;
63 gpio-ranges = <&gpio 0 0 32>;
[all …]
/openbmc/linux/drivers/usb/storage/
H A Dunusual_devs.h56 UNUSUAL_DEV( 0x03eb, 0x2002, 0x0100, 0x0100,
63 UNUSUAL_DEV( 0x03ee, 0x6906, 0x0003, 0x0003,
69 UNUSUAL_DEV( 0x03f0, 0x0107, 0x0200, 0x0200,
72 USB_SC_8070, USB_PR_CB, NULL, 0),
75 UNUSUAL_DEV( 0x03f0, 0x070c, 0x0000, 0x0000,
85 UNUSUAL_DEV( 0x03f0, 0x4002, 0x0001, 0x0001,
90 UNUSUAL_DEV( 0x03f3, 0x0001, 0x0000, 0x9999,
101 UNUSUAL_DEV( 0x0409, 0x0040, 0x0000, 0x9999,
108 UNUSUAL_DEV( 0x040d, 0x6205, 0x0003, 0x0003,
119 UNUSUAL_DEV( 0x0411, 0x001c, 0x0113, 0x0113,
[all …]
H A Dunusual_sddr09.h9 UNUSUAL_DEV( 0x0436, 0x0005, 0x0100, 0x0100,
12 USB_SC_SCSI, USB_PR_DPCM_USB, NULL, 0),
14 UNUSUAL_DEV( 0x04e6, 0x0003, 0x0000, 0x9999,
18 0),
21 UNUSUAL_DEV( 0x04e6, 0x0005, 0x0100, 0x0208,
25 0),
27 UNUSUAL_DEV( 0x066b, 0x0105, 0x0100, 0x0100,
31 0),
33 UNUSUAL_DEV( 0x0781, 0x0200, 0x0000, 0x9999,
37 0),
[all …]
H A Dunusual_isd200.h9 UNUSUAL_DEV( 0x054c, 0x002b, 0x0100, 0x0110,
13 0),
15 UNUSUAL_DEV( 0x05ab, 0x0031, 0x0100, 0x0110,
19 0),
21 UNUSUAL_DEV( 0x05ab, 0x0301, 0x0100, 0x0110,
25 0),
27 UNUSUAL_DEV( 0x05ab, 0x0351, 0x0100, 0x0110,
31 0),
33 UNUSUAL_DEV( 0x05ab, 0x5701, 0x0100, 0x0110,
37 0),
[all …]
/openbmc/u-boot/drivers/sound/
H A Dwm8994_registers.h12 #define WM8994_SOFTWARE_RESET 0x00
13 #define WM8994_POWER_MANAGEMENT_1 0x01
14 #define WM8994_POWER_MANAGEMENT_2 0x02
15 #define WM8994_POWER_MANAGEMENT_4 0x04
16 #define WM8994_POWER_MANAGEMENT_5 0x05
17 #define WM8994_LEFT_OUTPUT_VOLUME 0x1C
18 #define WM8994_RIGHT_OUTPUT_VOLUME 0x1D
19 #define WM8994_OUTPUT_MIXER_1 0x2D
20 #define WM8994_OUTPUT_MIXER_2 0x2E
21 #define WM8994_CHARGE_PUMP_1 0x4C
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dwm8985.h13 #define WM8985_SOFTWARE_RESET 0x00
14 #define WM8985_POWER_MANAGEMENT_1 0x01
15 #define WM8985_POWER_MANAGEMENT_2 0x02
16 #define WM8985_POWER_MANAGEMENT_3 0x03
17 #define WM8985_AUDIO_INTERFACE 0x04
18 #define WM8985_COMPANDING_CONTROL 0x05
19 #define WM8985_CLOCK_GEN_CONTROL 0x06
20 #define WM8985_ADDITIONAL_CONTROL 0x07
21 #define WM8985_GPIO_CONTROL 0x08
22 #define WM8985_JACK_DETECT_CONTROL_1 0x09
[all …]
H A Dwm8983.h16 #define WM8983_SOFTWARE_RESET 0x00
17 #define WM8983_POWER_MANAGEMENT_1 0x01
18 #define WM8983_POWER_MANAGEMENT_2 0x02
19 #define WM8983_POWER_MANAGEMENT_3 0x03
20 #define WM8983_AUDIO_INTERFACE 0x04
21 #define WM8983_COMPANDING_CONTROL 0x05
22 #define WM8983_CLOCK_GEN_CONTROL 0x06
23 #define WM8983_ADDITIONAL_CONTROL 0x07
24 #define WM8983_GPIO_CONTROL 0x08
25 #define WM8983_JACK_DETECT_CONTROL_1 0x09
[all …]
H A Dwm8955.h18 #define WM8955_LOUT1_VOLUME 0x02
19 #define WM8955_ROUT1_VOLUME 0x03
20 #define WM8955_DAC_CONTROL 0x05
21 #define WM8955_AUDIO_INTERFACE 0x07
22 #define WM8955_SAMPLE_RATE 0x08
23 #define WM8955_LEFT_DAC_VOLUME 0x0A
24 #define WM8955_RIGHT_DAC_VOLUME 0x0B
25 #define WM8955_BASS_CONTROL 0x0C
26 #define WM8955_TREBLE_CONTROL 0x0D
27 #define WM8955_RESET 0x0F
[all …]
H A Dwm9090.h16 #define WM9090_SOFTWARE_RESET 0x00
17 #define WM9090_POWER_MANAGEMENT_1 0x01
18 #define WM9090_POWER_MANAGEMENT_2 0x02
19 #define WM9090_POWER_MANAGEMENT_3 0x03
20 #define WM9090_CLOCKING_1 0x06
21 #define WM9090_IN1_LINE_CONTROL 0x16
22 #define WM9090_IN2_LINE_CONTROL 0x17
23 #define WM9090_IN1_LINE_INPUT_A_VOLUME 0x18
24 #define WM9090_IN1_LINE_INPUT_B_VOLUME 0x19
25 #define WM9090_IN2_LINE_INPUT_A_VOLUME 0x1A
[all …]
H A Dwm8961.h14 #define WM8961_BCLK_DIV_1 0
32 #define WM8961_LEFT_INPUT_VOLUME 0x00
33 #define WM8961_RIGHT_INPUT_VOLUME 0x01
34 #define WM8961_LOUT1_VOLUME 0x02
35 #define WM8961_ROUT1_VOLUME 0x03
36 #define WM8961_CLOCKING1 0x04
37 #define WM8961_ADC_DAC_CONTROL_1 0x05
38 #define WM8961_ADC_DAC_CONTROL_2 0x06
39 #define WM8961_AUDIO_INTERFACE_0 0x07
40 #define WM8961_CLOCKING2 0x08
[all …]
H A Dwm8993.h15 #define WM8993_SOFTWARE_RESET 0x00
16 #define WM8993_POWER_MANAGEMENT_1 0x01
17 #define WM8993_POWER_MANAGEMENT_2 0x02
18 #define WM8993_POWER_MANAGEMENT_3 0x03
19 #define WM8993_AUDIO_INTERFACE_1 0x04
20 #define WM8993_AUDIO_INTERFACE_2 0x05
21 #define WM8993_CLOCKING_1 0x06
22 #define WM8993_CLOCKING_2 0x07
23 #define WM8993_AUDIO_INTERFACE_3 0x08
24 #define WM8993_AUDIO_INTERFACE_4 0x09
[all …]
H A Dwm8990.h16 #define WM8990_RESET 0x00
17 #define WM8990_POWER_MANAGEMENT_1 0x01
18 #define WM8990_POWER_MANAGEMENT_2 0x02
19 #define WM8990_POWER_MANAGEMENT_3 0x03
20 #define WM8990_AUDIO_INTERFACE_1 0x04
21 #define WM8990_AUDIO_INTERFACE_2 0x05
22 #define WM8990_CLOCKING_1 0x06
23 #define WM8990_CLOCKING_2 0x07
24 #define WM8990_AUDIO_INTERFACE_3 0x08
25 #define WM8990_AUDIO_INTERFACE_4 0x09
[all …]
/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_ucode.h75 #define RV770_SMC_UCODE_START 0x0100
76 #define RV770_SMC_UCODE_SIZE 0x410d
77 #define RV770_SMC_INT_VECTOR_START 0xffc0
78 #define RV770_SMC_INT_VECTOR_SIZE 0x0040
80 #define RV730_SMC_UCODE_START 0x0100
81 #define RV730_SMC_UCODE_SIZE 0x412c
82 #define RV730_SMC_INT_VECTOR_START 0xffc0
83 #define RV730_SMC_INT_VECTOR_SIZE 0x0040
85 #define RV710_SMC_UCODE_START 0x0100
86 #define RV710_SMC_UCODE_SIZE 0x3f1f
[all …]
/openbmc/linux/include/linux/mfd/madera/
H A Dregisters.h14 #define MADERA_SOFTWARE_RESET 0x00
15 #define MADERA_HARDWARE_REVISION 0x01
16 #define MADERA_CTRL_IF_CFG_1 0x08
17 #define MADERA_CTRL_IF_CFG_2 0x09
18 #define MADERA_CTRL_IF_CFG_3 0x0A
19 #define MADERA_WRITE_SEQUENCER_CTRL_0 0x16
20 #define MADERA_WRITE_SEQUENCER_CTRL_1 0x17
21 #define MADERA_WRITE_SEQUENCER_CTRL_2 0x18
22 #define MADERA_TONE_GENERATOR_1 0x20
23 #define MADERA_TONE_GENERATOR_2 0x21
[all …]
/openbmc/u-boot/drivers/net/
H A Dcs8900.h56 #define ISQ_RxEvent 0x04
57 #define ISQ_TxEvent 0x08
58 #define ISQ_BufEvent 0x0C
59 #define ISQ_RxMissEvent 0x10
60 #define ISQ_TxColEvent 0x12
61 #define ISQ_EventMask 0x3F
66 #define PP_ChipID 0x0000 /* Chip identifier - must be 0x630E */
67 #define PP_ChipRev 0x0002 /* Chip revision, model codes */
69 #define PP_IntReg 0x0022 /* Interrupt configuration */
70 #define PP_IntReg_IRQ0 0x0000 /* Use INTR0 pin */
[all …]
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc23 XTREG( 0, 0,32, 4, 4,0x0000,0x0006,-2, 8,0x0100,a0, 0,0,0,0,0,0)
24 XTREG( 1, 4,32, 4, 4,0x0001,0x0006,-2, 8,0x0100,a1, 0,0,0,0,0,0)
25 XTREG( 2, 8,32, 4, 4,0x0002,0x0006,-2, 8,0x0100,a2, 0,0,0,0,0,0)
26 XTREG( 3, 12,32, 4, 4,0x0003,0x0006,-2, 8,0x0100,a3, 0,0,0,0,0,0)
27 XTREG( 4, 16,32, 4, 4,0x0004,0x0006,-2, 8,0x0100,a4, 0,0,0,0,0,0)
28 XTREG( 5, 20,32, 4, 4,0x0005,0x0006,-2, 8,0x0100,a5, 0,0,0,0,0,0)
29 XTREG( 6, 24,32, 4, 4,0x0006,0x0006,-2, 8,0x0100,a6, 0,0,0,0,0,0)
30 XTREG( 7, 28,32, 4, 4,0x0007,0x0006,-2, 8,0x0100,a7, 0,0,0,0,0,0)
31 XTREG( 8, 32,32, 4, 4,0x0008,0x0006,-2, 8,0x0100,a8, 0,0,0,0,0,0)
32 XTREG( 9, 36,32, 4, 4,0x0009,0x0006,-2, 8,0x0100,a9, 0,0,0,0,0,0)
[all …]
/openbmc/linux/include/linux/mfd/wm8350/
H A Dcore.h27 #define WM8350_RESET_ID 0x00
28 #define WM8350_ID 0x01
29 #define WM8350_REVISION 0x02
30 #define WM8350_SYSTEM_CONTROL_1 0x03
31 #define WM8350_SYSTEM_CONTROL_2 0x04
32 #define WM8350_SYSTEM_HIBERNATE 0x05
33 #define WM8350_INTERFACE_CONTROL 0x06
34 #define WM8350_POWER_MGMT_1 0x08
35 #define WM8350_POWER_MGMT_2 0x09
36 #define WM8350_POWER_MGMT_3 0x0A
[all …]
H A Daudio.h13 #define WM8350_CLOCK_CONTROL_1 0x28
14 #define WM8350_CLOCK_CONTROL_2 0x29
15 #define WM8350_FLL_CONTROL_1 0x2A
16 #define WM8350_FLL_CONTROL_2 0x2B
17 #define WM8350_FLL_CONTROL_3 0x2C
18 #define WM8350_FLL_CONTROL_4 0x2D
19 #define WM8350_DAC_CONTROL 0x30
20 #define WM8350_DAC_DIGITAL_VOLUME_L 0x32
21 #define WM8350_DAC_DIGITAL_VOLUME_R 0x33
22 #define WM8350_DAC_LR_RATE 0x35
[all …]
/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-cpu-opp.dtsi10 opp-supported-hw = <0x1F 0x31FE>;
16 opp-supported-hw = <0x1F 0x0C01>;
22 opp-supported-hw = <0x1F 0x0200>;
28 opp-supported-hw = <0x1F 0x31FE>;
34 opp-supported-hw = <0x1F 0x0C01>;
40 opp-supported-hw = <0x1F 0x0200>;
46 opp-supported-hw = <0x1F 0x31FE>;
53 opp-supported-hw = <0x1F 0x0C01>;
60 opp-supported-hw = <0x1F 0x0200>;
67 opp-supported-hw = <0x1F 0x0C00>;
[all …]
/openbmc/linux/include/linux/mfd/wm831x/
H A Dregulator.h14 * R16462 (0x404E) - Current Sink 1
16 #define WM831X_CS1_ENA 0x8000 /* CS1_ENA */
17 #define WM831X_CS1_ENA_MASK 0x8000 /* CS1_ENA */
20 #define WM831X_CS1_DRIVE 0x4000 /* CS1_DRIVE */
21 #define WM831X_CS1_DRIVE_MASK 0x4000 /* CS1_DRIVE */
24 #define WM831X_CS1_SLPENA 0x1000 /* CS1_SLPENA */
25 #define WM831X_CS1_SLPENA_MASK 0x1000 /* CS1_SLPENA */
28 #define WM831X_CS1_OFF_RAMP_MASK 0x0C00 /* CS1_OFF_RAMP - [11:10] */
31 #define WM831X_CS1_ON_RAMP_MASK 0x0300 /* CS1_ON_RAMP - [9:8] */
34 #define WM831X_CS1_ISEL_MASK 0x003F /* CS1_ISEL - [5:0] */
[all …]
/openbmc/linux/drivers/net/ethernet/cirrus/
H A Dcs89x0.h18 #define PP_ChipID 0x0000 /* offset 0h -> Corp -ID */
22 #define PP_ISAIOB 0x0020 /* IO base address */
23 #define PP_CS8900_ISAINT 0x0022 /* ISA interrupt select */
24 #define PP_CS8920_ISAINT 0x0370 /* ISA interrupt select */
25 #define PP_CS8900_ISADMA 0x0024 /* ISA Rec DMA channel */
26 #define PP_CS8920_ISADMA 0x0374 /* ISA Rec DMA channel */
27 #define PP_ISASOF 0x0026 /* ISA DMA offset */
28 #define PP_DmaFrameCnt 0x0028 /* ISA DMA Frame count */
29 #define PP_DmaByteCnt 0x002A /* ISA DMA Byte count */
30 #define PP_CS8900_ISAMemB 0x002C /* Memory base */
[all …]
/openbmc/linux/sound/soc/fsl/
H A Dimx-pcm-rpmsg.h9 * A SRTM message consists of a 10 bytes header followed by 0~N bytes of data
14 * | Byte Offset | 7 6 5 4 3 2 1 0 |
16 * | 0 | Category |
34 * | 10 | DATA 0 |
44 * | Category | 0 | The destination category. |
66 * | 0x03 | 0x0100 | 0x00 | 0x00 | Data[0]: Audio Device Index | Open a TX Instance. |
75 * | 0x03 | 0x0100 | 0x00 | 0x01 | Data[0]: Audio Device Index | Start a TX Instance. |
78 * | 0x03 | 0x0100 | 0x00 | 0x02 | Data[0]: Audio Device Index | Pause a TX Instance. |
81 * | 0x03 | 0x0100 | 0x00 | 0x03 | Data[0]: Audio Device Index | Resume a TX Instance. |
83 * | 0x03 | 0x0100 | 0x00 | 0x04 | Data[0]: Audio Device Index | Stop a TX Instance. |
[all …]
/openbmc/linux/include/linux/usb/
H A Dr8a66597.h13 #define R8A66597_PLATDATA_XTAL_12MHZ 0x01
14 #define R8A66597_PLATDATA_XTAL_24MHZ 0x02
15 #define R8A66597_PLATDATA_XTAL_48MHZ 0x03
44 #define SYSCFG0 0x00
45 #define SYSCFG1 0x02
46 #define SYSSTS0 0x04
47 #define SYSSTS1 0x06
48 #define DVSTCTR0 0x08
49 #define DVSTCTR1 0x0A
50 #define TESTMODE 0x0C
[all …]
/openbmc/linux/include/linux/mfd/
H A Dwm8400-audio.h14 * R2 (0x02) - Power Management (1)
16 #define WM8400_CODEC_ENA 0x8000 /* CODEC_ENA */
17 #define WM8400_CODEC_ENA_MASK 0x8000 /* CODEC_ENA */
20 #define WM8400_SYSCLK_ENA 0x4000 /* SYSCLK_ENA */
21 #define WM8400_SYSCLK_ENA_MASK 0x4000 /* SYSCLK_ENA */
24 #define WM8400_SPK_MIX_ENA 0x2000 /* SPK_MIX_ENA */
25 #define WM8400_SPK_MIX_ENA_MASK 0x2000 /* SPK_MIX_ENA */
28 #define WM8400_SPK_ENA 0x1000 /* SPK_ENA */
29 #define WM8400_SPK_ENA_MASK 0x1000 /* SPK_ENA */
32 #define WM8400_OUT3_ENA 0x0800 /* OUT3_ENA */
[all …]

12345678910>>...41