1 // SPDX-License-Identifier: GPL-2.0
2 /*
3  * MUSB OTG driver core code
4  *
5  * Copyright 2005 Mentor Graphics Corporation
6  * Copyright (C) 2005-2006 by Texas Instruments
7  * Copyright (C) 2006-2007 Nokia Corporation
8  */
9 
10 /*
11  * Inventra (Multipoint) Dual-Role Controller Driver for Linux.
12  *
13  * This consists of a Host Controller Driver (HCD) and a peripheral
14  * controller driver implementing the "Gadget" API; OTG support is
15  * in the works.  These are normal Linux-USB controller drivers which
16  * use IRQs and have no dedicated thread.
17  *
18  * This version of the driver has only been used with products from
19  * Texas Instruments.  Those products integrate the Inventra logic
20  * with other DMA, IRQ, and bus modules, as well as other logic that
21  * needs to be reflected in this driver.
22  *
23  *
24  * NOTE:  the original Mentor code here was pretty much a collection
25  * of mechanisms that don't seem to have been fully integrated/working
26  * for *any* Linux kernel version.  This version aims at Linux 2.6.now,
27  * Key open issues include:
28  *
29  *  - Lack of host-side transaction scheduling, for all transfer types.
30  *    The hardware doesn't do it; instead, software must.
31  *
32  *    This is not an issue for OTG devices that don't support external
33  *    hubs, but for more "normal" USB hosts it's a user issue that the
34  *    "multipoint" support doesn't scale in the expected ways.  That
35  *    includes DaVinci EVM in a common non-OTG mode.
36  *
37  *      * Control and bulk use dedicated endpoints, and there's as
38  *        yet no mechanism to either (a) reclaim the hardware when
39  *        peripherals are NAKing, which gets complicated with bulk
40  *        endpoints, or (b) use more than a single bulk endpoint in
41  *        each direction.
42  *
43  *        RESULT:  one device may be perceived as blocking another one.
44  *
45  *      * Interrupt and isochronous will dynamically allocate endpoint
46  *        hardware, but (a) there's no record keeping for bandwidth;
47  *        (b) in the common case that few endpoints are available, there
48  *        is no mechanism to reuse endpoints to talk to multiple devices.
49  *
50  *        RESULT:  At one extreme, bandwidth can be overcommitted in
51  *        some hardware configurations, no faults will be reported.
52  *        At the other extreme, the bandwidth capabilities which do
53  *        exist tend to be severely undercommitted.  You can't yet hook
54  *        up both a keyboard and a mouse to an external USB hub.
55  */
56 
57 /*
58  * This gets many kinds of configuration information:
59  *	- Kconfig for everything user-configurable
60  *	- platform_device for addressing, irq, and platform_data
61  *	- platform_data is mostly for board-specific informarion
62  *	  (plus recentrly, SOC or family details)
63  *
64  * Most of the conditional compilation will (someday) vanish.
65  */
66 
67 #ifndef __UBOOT__
68 #include <linux/module.h>
69 #include <linux/kernel.h>
70 #include <linux/sched.h>
71 #include <linux/slab.h>
72 #include <linux/init.h>
73 #include <linux/list.h>
74 #include <linux/kobject.h>
75 #include <linux/prefetch.h>
76 #include <linux/platform_device.h>
77 #include <linux/io.h>
78 #else
79 #include <common.h>
80 #include <usb.h>
81 #include <linux/errno.h>
82 #include <linux/usb/ch9.h>
83 #include <linux/usb/gadget.h>
84 #include <linux/usb/musb.h>
85 #include <asm/io.h>
86 #include "linux-compat.h"
87 #include "usb-compat.h"
88 #endif
89 
90 #include "musb_core.h"
91 
92 #define TA_WAIT_BCON(m) max_t(int, (m)->a_wait_bcon, OTG_TIME_A_WAIT_BCON)
93 
94 
95 #define DRIVER_AUTHOR "Mentor Graphics, Texas Instruments, Nokia"
96 #define DRIVER_DESC "Inventra Dual-Role USB Controller Driver"
97 
98 #define MUSB_VERSION "6.0"
99 
100 #define DRIVER_INFO DRIVER_DESC ", v" MUSB_VERSION
101 
102 #define MUSB_DRIVER_NAME "musb-hdrc"
103 const char musb_driver_name[] = MUSB_DRIVER_NAME;
104 
105 MODULE_DESCRIPTION(DRIVER_INFO);
106 MODULE_AUTHOR(DRIVER_AUTHOR);
107 MODULE_LICENSE("GPL");
108 MODULE_ALIAS("platform:" MUSB_DRIVER_NAME);
109 
110 
111 #ifndef __UBOOT__
112 /*-------------------------------------------------------------------------*/
113 
dev_to_musb(struct device * dev)114 static inline struct musb *dev_to_musb(struct device *dev)
115 {
116 	return dev_get_drvdata(dev);
117 }
118 
119 /*-------------------------------------------------------------------------*/
120 
musb_ulpi_read(struct usb_phy * phy,u32 offset)121 static int musb_ulpi_read(struct usb_phy *phy, u32 offset)
122 {
123 	void __iomem *addr = phy->io_priv;
124 	int	i = 0;
125 	u8	r;
126 	u8	power;
127 	int	ret;
128 
129 	pm_runtime_get_sync(phy->io_dev);
130 
131 	/* Make sure the transceiver is not in low power mode */
132 	power = musb_readb(addr, MUSB_POWER);
133 	power &= ~MUSB_POWER_SUSPENDM;
134 	musb_writeb(addr, MUSB_POWER, power);
135 
136 	/* REVISIT: musbhdrc_ulpi_an.pdf recommends setting the
137 	 * ULPICarKitControlDisableUTMI after clearing POWER_SUSPENDM.
138 	 */
139 
140 	musb_writeb(addr, MUSB_ULPI_REG_ADDR, (u8)offset);
141 	musb_writeb(addr, MUSB_ULPI_REG_CONTROL,
142 			MUSB_ULPI_REG_REQ | MUSB_ULPI_RDN_WR);
143 
144 	while (!(musb_readb(addr, MUSB_ULPI_REG_CONTROL)
145 				& MUSB_ULPI_REG_CMPLT)) {
146 		i++;
147 		if (i == 10000) {
148 			ret = -ETIMEDOUT;
149 			goto out;
150 		}
151 
152 	}
153 	r = musb_readb(addr, MUSB_ULPI_REG_CONTROL);
154 	r &= ~MUSB_ULPI_REG_CMPLT;
155 	musb_writeb(addr, MUSB_ULPI_REG_CONTROL, r);
156 
157 	ret = musb_readb(addr, MUSB_ULPI_REG_DATA);
158 
159 out:
160 	pm_runtime_put(phy->io_dev);
161 
162 	return ret;
163 }
164 
musb_ulpi_write(struct usb_phy * phy,u32 offset,u32 data)165 static int musb_ulpi_write(struct usb_phy *phy, u32 offset, u32 data)
166 {
167 	void __iomem *addr = phy->io_priv;
168 	int	i = 0;
169 	u8	r = 0;
170 	u8	power;
171 	int	ret = 0;
172 
173 	pm_runtime_get_sync(phy->io_dev);
174 
175 	/* Make sure the transceiver is not in low power mode */
176 	power = musb_readb(addr, MUSB_POWER);
177 	power &= ~MUSB_POWER_SUSPENDM;
178 	musb_writeb(addr, MUSB_POWER, power);
179 
180 	musb_writeb(addr, MUSB_ULPI_REG_ADDR, (u8)offset);
181 	musb_writeb(addr, MUSB_ULPI_REG_DATA, (u8)data);
182 	musb_writeb(addr, MUSB_ULPI_REG_CONTROL, MUSB_ULPI_REG_REQ);
183 
184 	while (!(musb_readb(addr, MUSB_ULPI_REG_CONTROL)
185 				& MUSB_ULPI_REG_CMPLT)) {
186 		i++;
187 		if (i == 10000) {
188 			ret = -ETIMEDOUT;
189 			goto out;
190 		}
191 	}
192 
193 	r = musb_readb(addr, MUSB_ULPI_REG_CONTROL);
194 	r &= ~MUSB_ULPI_REG_CMPLT;
195 	musb_writeb(addr, MUSB_ULPI_REG_CONTROL, r);
196 
197 out:
198 	pm_runtime_put(phy->io_dev);
199 
200 	return ret;
201 }
202 
203 static struct usb_phy_io_ops musb_ulpi_access = {
204 	.read = musb_ulpi_read,
205 	.write = musb_ulpi_write,
206 };
207 #endif
208 
209 /*-------------------------------------------------------------------------*/
210 
211 #if !defined(CONFIG_USB_MUSB_TUSB6010)
212 
213 /*
214  * Load an endpoint's FIFO
215  */
musb_write_fifo(struct musb_hw_ep * hw_ep,u16 len,const u8 * src)216 void musb_write_fifo(struct musb_hw_ep *hw_ep, u16 len, const u8 *src)
217 {
218 	struct musb *musb = hw_ep->musb;
219 	void __iomem *fifo = hw_ep->fifo;
220 
221 	prefetch((u8 *)src);
222 
223 	dev_dbg(musb->controller, "%cX ep%d fifo %p count %d buf %p\n",
224 			'T', hw_ep->epnum, fifo, len, src);
225 
226 	/* we can't assume unaligned reads work */
227 	if (likely((0x01 & (unsigned long) src) == 0)) {
228 		u16	index = 0;
229 
230 		/* best case is 32bit-aligned source address */
231 		if ((0x02 & (unsigned long) src) == 0) {
232 			if (len >= 4) {
233 				writesl(fifo, src + index, len >> 2);
234 				index += len & ~0x03;
235 			}
236 			if (len & 0x02) {
237 				musb_writew(fifo, 0, *(u16 *)&src[index]);
238 				index += 2;
239 			}
240 		} else {
241 			if (len >= 2) {
242 				writesw(fifo, src + index, len >> 1);
243 				index += len & ~0x01;
244 			}
245 		}
246 		if (len & 0x01)
247 			musb_writeb(fifo, 0, src[index]);
248 	} else  {
249 		/* byte aligned */
250 		writesb(fifo, src, len);
251 	}
252 }
253 
254 #if !defined(CONFIG_USB_MUSB_AM35X) && !defined(CONFIG_USB_MUSB_PIC32)
255 /*
256  * Unload an endpoint's FIFO
257  */
musb_read_fifo(struct musb_hw_ep * hw_ep,u16 len,u8 * dst)258 void musb_read_fifo(struct musb_hw_ep *hw_ep, u16 len, u8 *dst)
259 {
260 	struct musb *musb = hw_ep->musb;
261 	void __iomem *fifo = hw_ep->fifo;
262 
263 	dev_dbg(musb->controller, "%cX ep%d fifo %p count %d buf %p\n",
264 			'R', hw_ep->epnum, fifo, len, dst);
265 
266 	/* we can't assume unaligned writes work */
267 	if (likely((0x01 & (unsigned long) dst) == 0)) {
268 		u16	index = 0;
269 
270 		/* best case is 32bit-aligned destination address */
271 		if ((0x02 & (unsigned long) dst) == 0) {
272 			if (len >= 4) {
273 				readsl(fifo, dst, len >> 2);
274 				index = len & ~0x03;
275 			}
276 			if (len & 0x02) {
277 				*(u16 *)&dst[index] = musb_readw(fifo, 0);
278 				index += 2;
279 			}
280 		} else {
281 			if (len >= 2) {
282 				readsw(fifo, dst, len >> 1);
283 				index = len & ~0x01;
284 			}
285 		}
286 		if (len & 0x01)
287 			dst[index] = musb_readb(fifo, 0);
288 	} else  {
289 		/* byte aligned */
290 		readsb(fifo, dst, len);
291 	}
292 }
293 #endif
294 
295 #endif	/* normal PIO */
296 
297 
298 /*-------------------------------------------------------------------------*/
299 
300 /* for high speed test mode; see USB 2.0 spec 7.1.20 */
301 static const u8 musb_test_packet[53] = {
302 	/* implicit SYNC then DATA0 to start */
303 
304 	/* JKJKJKJK x9 */
305 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
306 	/* JJKKJJKK x8 */
307 	0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
308 	/* JJJJKKKK x8 */
309 	0xee, 0xee, 0xee, 0xee, 0xee, 0xee, 0xee, 0xee,
310 	/* JJJJJJJKKKKKKK x8 */
311 	0xfe, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
312 	/* JJJJJJJK x8 */
313 	0x7f, 0xbf, 0xdf, 0xef, 0xf7, 0xfb, 0xfd,
314 	/* JKKKKKKK x10, JK */
315 	0xfc, 0x7e, 0xbf, 0xdf, 0xef, 0xf7, 0xfb, 0xfd, 0x7e
316 
317 	/* implicit CRC16 then EOP to end */
318 };
319 
musb_load_testpacket(struct musb * musb)320 void musb_load_testpacket(struct musb *musb)
321 {
322 	void __iomem	*regs = musb->endpoints[0].regs;
323 
324 	musb_ep_select(musb->mregs, 0);
325 	musb_write_fifo(musb->control_ep,
326 			sizeof(musb_test_packet), musb_test_packet);
327 	musb_writew(regs, MUSB_CSR0, MUSB_CSR0_TXPKTRDY);
328 }
329 
330 #ifndef __UBOOT__
331 /*-------------------------------------------------------------------------*/
332 
333 /*
334  * Handles OTG hnp timeouts, such as b_ase0_brst
335  */
musb_otg_timer_func(unsigned long data)336 void musb_otg_timer_func(unsigned long data)
337 {
338 	struct musb	*musb = (struct musb *)data;
339 	unsigned long	flags;
340 
341 	spin_lock_irqsave(&musb->lock, flags);
342 	switch (musb->xceiv->state) {
343 	case OTG_STATE_B_WAIT_ACON:
344 		dev_dbg(musb->controller, "HNP: b_wait_acon timeout; back to b_peripheral\n");
345 		musb_g_disconnect(musb);
346 		musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
347 		musb->is_active = 0;
348 		break;
349 	case OTG_STATE_A_SUSPEND:
350 	case OTG_STATE_A_WAIT_BCON:
351 		dev_dbg(musb->controller, "HNP: %s timeout\n",
352 			otg_state_string(musb->xceiv->state));
353 		musb_platform_set_vbus(musb, 0);
354 		musb->xceiv->state = OTG_STATE_A_WAIT_VFALL;
355 		break;
356 	default:
357 		dev_dbg(musb->controller, "HNP: Unhandled mode %s\n",
358 			otg_state_string(musb->xceiv->state));
359 	}
360 	musb->ignore_disconnect = 0;
361 	spin_unlock_irqrestore(&musb->lock, flags);
362 }
363 
364 /*
365  * Stops the HNP transition. Caller must take care of locking.
366  */
musb_hnp_stop(struct musb * musb)367 void musb_hnp_stop(struct musb *musb)
368 {
369 	struct usb_hcd	*hcd = musb_to_hcd(musb);
370 	void __iomem	*mbase = musb->mregs;
371 	u8	reg;
372 
373 	dev_dbg(musb->controller, "HNP: stop from %s\n", otg_state_string(musb->xceiv->state));
374 
375 	switch (musb->xceiv->state) {
376 	case OTG_STATE_A_PERIPHERAL:
377 		musb_g_disconnect(musb);
378 		dev_dbg(musb->controller, "HNP: back to %s\n",
379 			otg_state_string(musb->xceiv->state));
380 		break;
381 	case OTG_STATE_B_HOST:
382 		dev_dbg(musb->controller, "HNP: Disabling HR\n");
383 		hcd->self.is_b_host = 0;
384 		musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
385 		MUSB_DEV_MODE(musb);
386 		reg = musb_readb(mbase, MUSB_POWER);
387 		reg |= MUSB_POWER_SUSPENDM;
388 		musb_writeb(mbase, MUSB_POWER, reg);
389 		/* REVISIT: Start SESSION_REQUEST here? */
390 		break;
391 	default:
392 		dev_dbg(musb->controller, "HNP: Stopping in unknown state %s\n",
393 			otg_state_string(musb->xceiv->state));
394 	}
395 
396 	/*
397 	 * When returning to A state after HNP, avoid hub_port_rebounce(),
398 	 * which cause occasional OPT A "Did not receive reset after connect"
399 	 * errors.
400 	 */
401 	musb->port1_status &= ~(USB_PORT_STAT_C_CONNECTION << 16);
402 }
403 #endif
404 
405 /*
406  * Interrupt Service Routine to record USB "global" interrupts.
407  * Since these do not happen often and signify things of
408  * paramount importance, it seems OK to check them individually;
409  * the order of the tests is specified in the manual
410  *
411  * @param musb instance pointer
412  * @param int_usb register contents
413  * @param devctl
414  * @param power
415  */
416 
musb_stage0_irq(struct musb * musb,u8 int_usb,u8 devctl,u8 power)417 static irqreturn_t musb_stage0_irq(struct musb *musb, u8 int_usb,
418 				u8 devctl, u8 power)
419 {
420 #ifndef __UBOOT__
421 	struct usb_otg *otg = musb->xceiv->otg;
422 #endif
423 	irqreturn_t handled = IRQ_NONE;
424 
425 	dev_dbg(musb->controller, "<== Power=%02x, DevCtl=%02x, int_usb=0x%x\n", power, devctl,
426 		int_usb);
427 
428 #ifndef __UBOOT__
429 	/* in host mode, the peripheral may issue remote wakeup.
430 	 * in peripheral mode, the host may resume the link.
431 	 * spurious RESUME irqs happen too, paired with SUSPEND.
432 	 */
433 	if (int_usb & MUSB_INTR_RESUME) {
434 		handled = IRQ_HANDLED;
435 		dev_dbg(musb->controller, "RESUME (%s)\n", otg_state_string(musb->xceiv->state));
436 
437 		if (devctl & MUSB_DEVCTL_HM) {
438 			void __iomem *mbase = musb->mregs;
439 
440 			switch (musb->xceiv->state) {
441 			case OTG_STATE_A_SUSPEND:
442 				/* remote wakeup?  later, GetPortStatus
443 				 * will stop RESUME signaling
444 				 */
445 
446 				if (power & MUSB_POWER_SUSPENDM) {
447 					/* spurious */
448 					musb->int_usb &= ~MUSB_INTR_SUSPEND;
449 					dev_dbg(musb->controller, "Spurious SUSPENDM\n");
450 					break;
451 				}
452 
453 				power &= ~MUSB_POWER_SUSPENDM;
454 				musb_writeb(mbase, MUSB_POWER,
455 						power | MUSB_POWER_RESUME);
456 
457 				musb->port1_status |=
458 						(USB_PORT_STAT_C_SUSPEND << 16)
459 						| MUSB_PORT_STAT_RESUME;
460 				musb->rh_timer = jiffies
461 						+ msecs_to_jiffies(20);
462 
463 				musb->xceiv->state = OTG_STATE_A_HOST;
464 				musb->is_active = 1;
465 				usb_hcd_resume_root_hub(musb_to_hcd(musb));
466 				break;
467 			case OTG_STATE_B_WAIT_ACON:
468 				musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
469 				musb->is_active = 1;
470 				MUSB_DEV_MODE(musb);
471 				break;
472 			default:
473 				WARNING("bogus %s RESUME (%s)\n",
474 					"host",
475 					otg_state_string(musb->xceiv->state));
476 			}
477 		} else {
478 			switch (musb->xceiv->state) {
479 			case OTG_STATE_A_SUSPEND:
480 				/* possibly DISCONNECT is upcoming */
481 				musb->xceiv->state = OTG_STATE_A_HOST;
482 				usb_hcd_resume_root_hub(musb_to_hcd(musb));
483 				break;
484 			case OTG_STATE_B_WAIT_ACON:
485 			case OTG_STATE_B_PERIPHERAL:
486 				/* disconnect while suspended?  we may
487 				 * not get a disconnect irq...
488 				 */
489 				if ((devctl & MUSB_DEVCTL_VBUS)
490 						!= (3 << MUSB_DEVCTL_VBUS_SHIFT)
491 						) {
492 					musb->int_usb |= MUSB_INTR_DISCONNECT;
493 					musb->int_usb &= ~MUSB_INTR_SUSPEND;
494 					break;
495 				}
496 				musb_g_resume(musb);
497 				break;
498 			case OTG_STATE_B_IDLE:
499 				musb->int_usb &= ~MUSB_INTR_SUSPEND;
500 				break;
501 			default:
502 				WARNING("bogus %s RESUME (%s)\n",
503 					"peripheral",
504 					otg_state_string(musb->xceiv->state));
505 			}
506 		}
507 	}
508 
509 	/* see manual for the order of the tests */
510 	if (int_usb & MUSB_INTR_SESSREQ) {
511 		void __iomem *mbase = musb->mregs;
512 
513 		if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS
514 				&& (devctl & MUSB_DEVCTL_BDEVICE)) {
515 			dev_dbg(musb->controller, "SessReq while on B state\n");
516 			return IRQ_HANDLED;
517 		}
518 
519 		dev_dbg(musb->controller, "SESSION_REQUEST (%s)\n",
520 			otg_state_string(musb->xceiv->state));
521 
522 		/* IRQ arrives from ID pin sense or (later, if VBUS power
523 		 * is removed) SRP.  responses are time critical:
524 		 *  - turn on VBUS (with silicon-specific mechanism)
525 		 *  - go through A_WAIT_VRISE
526 		 *  - ... to A_WAIT_BCON.
527 		 * a_wait_vrise_tmout triggers VBUS_ERROR transitions
528 		 */
529 		musb_writeb(mbase, MUSB_DEVCTL, MUSB_DEVCTL_SESSION);
530 		musb->ep0_stage = MUSB_EP0_START;
531 		musb->xceiv->state = OTG_STATE_A_IDLE;
532 		MUSB_HST_MODE(musb);
533 		musb_platform_set_vbus(musb, 1);
534 
535 		handled = IRQ_HANDLED;
536 	}
537 
538 	if (int_usb & MUSB_INTR_VBUSERROR) {
539 		int	ignore = 0;
540 
541 		/* During connection as an A-Device, we may see a short
542 		 * current spikes causing voltage drop, because of cable
543 		 * and peripheral capacitance combined with vbus draw.
544 		 * (So: less common with truly self-powered devices, where
545 		 * vbus doesn't act like a power supply.)
546 		 *
547 		 * Such spikes are short; usually less than ~500 usec, max
548 		 * of ~2 msec.  That is, they're not sustained overcurrent
549 		 * errors, though they're reported using VBUSERROR irqs.
550 		 *
551 		 * Workarounds:  (a) hardware: use self powered devices.
552 		 * (b) software:  ignore non-repeated VBUS errors.
553 		 *
554 		 * REVISIT:  do delays from lots of DEBUG_KERNEL checks
555 		 * make trouble here, keeping VBUS < 4.4V ?
556 		 */
557 		switch (musb->xceiv->state) {
558 		case OTG_STATE_A_HOST:
559 			/* recovery is dicey once we've gotten past the
560 			 * initial stages of enumeration, but if VBUS
561 			 * stayed ok at the other end of the link, and
562 			 * another reset is due (at least for high speed,
563 			 * to redo the chirp etc), it might work OK...
564 			 */
565 		case OTG_STATE_A_WAIT_BCON:
566 		case OTG_STATE_A_WAIT_VRISE:
567 			if (musb->vbuserr_retry) {
568 				void __iomem *mbase = musb->mregs;
569 
570 				musb->vbuserr_retry--;
571 				ignore = 1;
572 				devctl |= MUSB_DEVCTL_SESSION;
573 				musb_writeb(mbase, MUSB_DEVCTL, devctl);
574 			} else {
575 				musb->port1_status |=
576 					  USB_PORT_STAT_OVERCURRENT
577 					| (USB_PORT_STAT_C_OVERCURRENT << 16);
578 			}
579 			break;
580 		default:
581 			break;
582 		}
583 
584 		dev_dbg(musb->controller, "VBUS_ERROR in %s (%02x, %s), retry #%d, port1 %08x\n",
585 				otg_state_string(musb->xceiv->state),
586 				devctl,
587 				({ char *s;
588 				switch (devctl & MUSB_DEVCTL_VBUS) {
589 				case 0 << MUSB_DEVCTL_VBUS_SHIFT:
590 					s = "<SessEnd"; break;
591 				case 1 << MUSB_DEVCTL_VBUS_SHIFT:
592 					s = "<AValid"; break;
593 				case 2 << MUSB_DEVCTL_VBUS_SHIFT:
594 					s = "<VBusValid"; break;
595 				/* case 3 << MUSB_DEVCTL_VBUS_SHIFT: */
596 				default:
597 					s = "VALID"; break;
598 				}; s; }),
599 				VBUSERR_RETRY_COUNT - musb->vbuserr_retry,
600 				musb->port1_status);
601 
602 		/* go through A_WAIT_VFALL then start a new session */
603 		if (!ignore)
604 			musb_platform_set_vbus(musb, 0);
605 		handled = IRQ_HANDLED;
606 	}
607 
608 	if (int_usb & MUSB_INTR_SUSPEND) {
609 		dev_dbg(musb->controller, "SUSPEND (%s) devctl %02x power %02x\n",
610 			otg_state_string(musb->xceiv->state), devctl, power);
611 		handled = IRQ_HANDLED;
612 
613 		switch (musb->xceiv->state) {
614 		case OTG_STATE_A_PERIPHERAL:
615 			/* We also come here if the cable is removed, since
616 			 * this silicon doesn't report ID-no-longer-grounded.
617 			 *
618 			 * We depend on T(a_wait_bcon) to shut us down, and
619 			 * hope users don't do anything dicey during this
620 			 * undesired detour through A_WAIT_BCON.
621 			 */
622 			musb_hnp_stop(musb);
623 			usb_hcd_resume_root_hub(musb_to_hcd(musb));
624 			musb_root_disconnect(musb);
625 			musb_platform_try_idle(musb, jiffies
626 					+ msecs_to_jiffies(musb->a_wait_bcon
627 						? : OTG_TIME_A_WAIT_BCON));
628 
629 			break;
630 		case OTG_STATE_B_IDLE:
631 			if (!musb->is_active)
632 				break;
633 		case OTG_STATE_B_PERIPHERAL:
634 			musb_g_suspend(musb);
635 			musb->is_active = is_otg_enabled(musb)
636 					&& otg->gadget->b_hnp_enable;
637 			if (musb->is_active) {
638 				musb->xceiv->state = OTG_STATE_B_WAIT_ACON;
639 				dev_dbg(musb->controller, "HNP: Setting timer for b_ase0_brst\n");
640 				mod_timer(&musb->otg_timer, jiffies
641 					+ msecs_to_jiffies(
642 							OTG_TIME_B_ASE0_BRST));
643 			}
644 			break;
645 		case OTG_STATE_A_WAIT_BCON:
646 			if (musb->a_wait_bcon != 0)
647 				musb_platform_try_idle(musb, jiffies
648 					+ msecs_to_jiffies(musb->a_wait_bcon));
649 			break;
650 		case OTG_STATE_A_HOST:
651 			musb->xceiv->state = OTG_STATE_A_SUSPEND;
652 			musb->is_active = is_otg_enabled(musb)
653 					&& otg->host->b_hnp_enable;
654 			break;
655 		case OTG_STATE_B_HOST:
656 			/* Transition to B_PERIPHERAL, see 6.8.2.6 p 44 */
657 			dev_dbg(musb->controller, "REVISIT: SUSPEND as B_HOST\n");
658 			break;
659 		default:
660 			/* "should not happen" */
661 			musb->is_active = 0;
662 			break;
663 		}
664 	}
665 #endif
666 
667 	if (int_usb & MUSB_INTR_CONNECT) {
668 		struct usb_hcd *hcd = musb_to_hcd(musb);
669 
670 		handled = IRQ_HANDLED;
671 		musb->is_active = 1;
672 
673 		musb->ep0_stage = MUSB_EP0_START;
674 
675 		/* flush endpoints when transitioning from Device Mode */
676 		if (is_peripheral_active(musb)) {
677 			/* REVISIT HNP; just force disconnect */
678 		}
679 		musb_writew(musb->mregs, MUSB_INTRTXE, musb->epmask);
680 		musb_writew(musb->mregs, MUSB_INTRRXE, musb->epmask & 0xfffe);
681 		musb_writeb(musb->mregs, MUSB_INTRUSBE, 0xf7);
682 #ifndef __UBOOT__
683 		musb->port1_status &= ~(USB_PORT_STAT_LOW_SPEED
684 					|USB_PORT_STAT_HIGH_SPEED
685 					|USB_PORT_STAT_ENABLE
686 					);
687 		musb->port1_status |= USB_PORT_STAT_CONNECTION
688 					|(USB_PORT_STAT_C_CONNECTION << 16);
689 
690 		/* high vs full speed is just a guess until after reset */
691 		if (devctl & MUSB_DEVCTL_LSDEV)
692 			musb->port1_status |= USB_PORT_STAT_LOW_SPEED;
693 
694 		/* indicate new connection to OTG machine */
695 		switch (musb->xceiv->state) {
696 		case OTG_STATE_B_PERIPHERAL:
697 			if (int_usb & MUSB_INTR_SUSPEND) {
698 				dev_dbg(musb->controller, "HNP: SUSPEND+CONNECT, now b_host\n");
699 				int_usb &= ~MUSB_INTR_SUSPEND;
700 				goto b_host;
701 			} else
702 				dev_dbg(musb->controller, "CONNECT as b_peripheral???\n");
703 			break;
704 		case OTG_STATE_B_WAIT_ACON:
705 			dev_dbg(musb->controller, "HNP: CONNECT, now b_host\n");
706 b_host:
707 			musb->xceiv->state = OTG_STATE_B_HOST;
708 			hcd->self.is_b_host = 1;
709 			musb->ignore_disconnect = 0;
710 			del_timer(&musb->otg_timer);
711 			break;
712 		default:
713 			if ((devctl & MUSB_DEVCTL_VBUS)
714 					== (3 << MUSB_DEVCTL_VBUS_SHIFT)) {
715 				musb->xceiv->state = OTG_STATE_A_HOST;
716 				hcd->self.is_b_host = 0;
717 			}
718 			break;
719 		}
720 
721 		/* poke the root hub */
722 		MUSB_HST_MODE(musb);
723 		if (hcd->status_urb)
724 			usb_hcd_poll_rh_status(hcd);
725 		else
726 			usb_hcd_resume_root_hub(hcd);
727 
728 		dev_dbg(musb->controller, "CONNECT (%s) devctl %02x\n",
729 				otg_state_string(musb->xceiv->state), devctl);
730 #endif
731 	}
732 
733 #ifndef __UBOOT__
734 	if ((int_usb & MUSB_INTR_DISCONNECT) && !musb->ignore_disconnect) {
735 		dev_dbg(musb->controller, "DISCONNECT (%s) as %s, devctl %02x\n",
736 				otg_state_string(musb->xceiv->state),
737 				MUSB_MODE(musb), devctl);
738 		handled = IRQ_HANDLED;
739 
740 		switch (musb->xceiv->state) {
741 		case OTG_STATE_A_HOST:
742 		case OTG_STATE_A_SUSPEND:
743 			usb_hcd_resume_root_hub(musb_to_hcd(musb));
744 			musb_root_disconnect(musb);
745 			if (musb->a_wait_bcon != 0 && is_otg_enabled(musb))
746 				musb_platform_try_idle(musb, jiffies
747 					+ msecs_to_jiffies(musb->a_wait_bcon));
748 			break;
749 		case OTG_STATE_B_HOST:
750 			/* REVISIT this behaves for "real disconnect"
751 			 * cases; make sure the other transitions from
752 			 * from B_HOST act right too.  The B_HOST code
753 			 * in hnp_stop() is currently not used...
754 			 */
755 			musb_root_disconnect(musb);
756 			musb_to_hcd(musb)->self.is_b_host = 0;
757 			musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
758 			MUSB_DEV_MODE(musb);
759 			musb_g_disconnect(musb);
760 			break;
761 		case OTG_STATE_A_PERIPHERAL:
762 			musb_hnp_stop(musb);
763 			musb_root_disconnect(musb);
764 			/* FALLTHROUGH */
765 		case OTG_STATE_B_WAIT_ACON:
766 			/* FALLTHROUGH */
767 		case OTG_STATE_B_PERIPHERAL:
768 		case OTG_STATE_B_IDLE:
769 			musb_g_disconnect(musb);
770 			break;
771 		default:
772 			WARNING("unhandled DISCONNECT transition (%s)\n",
773 				otg_state_string(musb->xceiv->state));
774 			break;
775 		}
776 	}
777 
778 	/* mentor saves a bit: bus reset and babble share the same irq.
779 	 * only host sees babble; only peripheral sees bus reset.
780 	 */
781 	if (int_usb & MUSB_INTR_RESET) {
782 		handled = IRQ_HANDLED;
783 		if (is_host_capable() && (devctl & MUSB_DEVCTL_HM) != 0) {
784 			/*
785 			 * Looks like non-HS BABBLE can be ignored, but
786 			 * HS BABBLE is an error condition. For HS the solution
787 			 * is to avoid babble in the first place and fix what
788 			 * caused BABBLE. When HS BABBLE happens we can only
789 			 * stop the session.
790 			 */
791 			if (devctl & (MUSB_DEVCTL_FSDEV | MUSB_DEVCTL_LSDEV))
792 				dev_dbg(musb->controller, "BABBLE devctl: %02x\n", devctl);
793 			else {
794 				ERR("Stopping host session -- babble\n");
795 				musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
796 			}
797 		} else if (is_peripheral_capable()) {
798 			dev_dbg(musb->controller, "BUS RESET as %s\n",
799 				otg_state_string(musb->xceiv->state));
800 			switch (musb->xceiv->state) {
801 			case OTG_STATE_A_SUSPEND:
802 				/* We need to ignore disconnect on suspend
803 				 * otherwise tusb 2.0 won't reconnect after a
804 				 * power cycle, which breaks otg compliance.
805 				 */
806 				musb->ignore_disconnect = 1;
807 				musb_g_reset(musb);
808 				/* FALLTHROUGH */
809 			case OTG_STATE_A_WAIT_BCON:	/* OPT TD.4.7-900ms */
810 				/* never use invalid T(a_wait_bcon) */
811 				dev_dbg(musb->controller, "HNP: in %s, %d msec timeout\n",
812 					otg_state_string(musb->xceiv->state),
813 					TA_WAIT_BCON(musb));
814 				mod_timer(&musb->otg_timer, jiffies
815 					+ msecs_to_jiffies(TA_WAIT_BCON(musb)));
816 				break;
817 			case OTG_STATE_A_PERIPHERAL:
818 				musb->ignore_disconnect = 0;
819 				del_timer(&musb->otg_timer);
820 				musb_g_reset(musb);
821 				break;
822 			case OTG_STATE_B_WAIT_ACON:
823 				dev_dbg(musb->controller, "HNP: RESET (%s), to b_peripheral\n",
824 					otg_state_string(musb->xceiv->state));
825 				musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
826 				musb_g_reset(musb);
827 				break;
828 			case OTG_STATE_B_IDLE:
829 				musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
830 				/* FALLTHROUGH */
831 			case OTG_STATE_B_PERIPHERAL:
832 				musb_g_reset(musb);
833 				break;
834 			default:
835 				dev_dbg(musb->controller, "Unhandled BUS RESET as %s\n",
836 					otg_state_string(musb->xceiv->state));
837 			}
838 		}
839 	}
840 #endif
841 
842 #if 0
843 /* REVISIT ... this would be for multiplexing periodic endpoints, or
844  * supporting transfer phasing to prevent exceeding ISO bandwidth
845  * limits of a given frame or microframe.
846  *
847  * It's not needed for peripheral side, which dedicates endpoints;
848  * though it _might_ use SOF irqs for other purposes.
849  *
850  * And it's not currently needed for host side, which also dedicates
851  * endpoints, relies on TX/RX interval registers, and isn't claimed
852  * to support ISO transfers yet.
853  */
854 	if (int_usb & MUSB_INTR_SOF) {
855 		void __iomem *mbase = musb->mregs;
856 		struct musb_hw_ep	*ep;
857 		u8 epnum;
858 		u16 frame;
859 
860 		dev_dbg(musb->controller, "START_OF_FRAME\n");
861 		handled = IRQ_HANDLED;
862 
863 		/* start any periodic Tx transfers waiting for current frame */
864 		frame = musb_readw(mbase, MUSB_FRAME);
865 		ep = musb->endpoints;
866 		for (epnum = 1; (epnum < musb->nr_endpoints)
867 					&& (musb->epmask >= (1 << epnum));
868 				epnum++, ep++) {
869 			/*
870 			 * FIXME handle framecounter wraps (12 bits)
871 			 * eliminate duplicated StartUrb logic
872 			 */
873 			if (ep->dwWaitFrame >= frame) {
874 				ep->dwWaitFrame = 0;
875 				pr_debug("SOF --> periodic TX%s on %d\n",
876 					ep->tx_channel ? " DMA" : "",
877 					epnum);
878 				if (!ep->tx_channel)
879 					musb_h_tx_start(musb, epnum);
880 				else
881 					cppi_hostdma_start(musb, epnum);
882 			}
883 		}		/* end of for loop */
884 	}
885 #endif
886 
887 	schedule_work(&musb->irq_work);
888 
889 	return handled;
890 }
891 
892 /*-------------------------------------------------------------------------*/
893 
894 /*
895 * Program the HDRC to start (enable interrupts, dma, etc.).
896 */
897 #ifndef __UBOOT__
musb_start(struct musb * musb)898 void musb_start(struct musb *musb)
899 #else
900 int musb_start(struct musb *musb)
901 #endif
902 {
903 	void __iomem	*regs = musb->mregs;
904 	u8		devctl = musb_readb(regs, MUSB_DEVCTL);
905 #ifdef __UBOOT__
906 	int ret;
907 #endif
908 
909 	dev_dbg(musb->controller, "<== devctl %02x\n", devctl);
910 
911 	/*  Set INT enable registers, enable interrupts */
912 	musb_writew(regs, MUSB_INTRTXE, musb->epmask);
913 	musb_writew(regs, MUSB_INTRRXE, musb->epmask & 0xfffe);
914 	musb_writeb(regs, MUSB_INTRUSBE, 0xf7);
915 
916 	musb_writeb(regs, MUSB_TESTMODE, 0);
917 
918 	/* put into basic highspeed mode and start session */
919 	musb_writeb(regs, MUSB_POWER, MUSB_POWER_ISOUPDATE
920 						| MUSB_POWER_HSENAB
921 						/* ENSUSPEND wedges tusb */
922 						/* | MUSB_POWER_ENSUSPEND */
923 						);
924 
925 	musb->is_active = 0;
926 	devctl = musb_readb(regs, MUSB_DEVCTL);
927 	devctl &= ~MUSB_DEVCTL_SESSION;
928 
929 	if (is_otg_enabled(musb)) {
930 #ifndef __UBOOT__
931 		/* session started after:
932 		 * (a) ID-grounded irq, host mode;
933 		 * (b) vbus present/connect IRQ, peripheral mode;
934 		 * (c) peripheral initiates, using SRP
935 		 */
936 		if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS)
937 			musb->is_active = 1;
938 		else
939 			devctl |= MUSB_DEVCTL_SESSION;
940 #endif
941 
942 	} else if (is_host_enabled(musb)) {
943 		/* assume ID pin is hard-wired to ground */
944 		devctl |= MUSB_DEVCTL_SESSION;
945 
946 	} else /* peripheral is enabled */ {
947 		if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS)
948 			musb->is_active = 1;
949 	}
950 
951 #ifndef __UBOOT__
952 	musb_platform_enable(musb);
953 #else
954 	ret = musb_platform_enable(musb);
955 	if (ret) {
956 		musb->is_active = 0;
957 		return ret;
958 	}
959 #endif
960 	musb_writeb(regs, MUSB_DEVCTL, devctl);
961 
962 #ifdef __UBOOT__
963 	return 0;
964 #endif
965 }
966 
967 
musb_generic_disable(struct musb * musb)968 static void musb_generic_disable(struct musb *musb)
969 {
970 	void __iomem	*mbase = musb->mregs;
971 	u16	temp;
972 
973 	/* disable interrupts */
974 	musb_writeb(mbase, MUSB_INTRUSBE, 0);
975 	musb_writew(mbase, MUSB_INTRTXE, 0);
976 	musb_writew(mbase, MUSB_INTRRXE, 0);
977 
978 	/* off */
979 	musb_writeb(mbase, MUSB_DEVCTL, 0);
980 
981 	/*  flush pending interrupts */
982 	temp = musb_readb(mbase, MUSB_INTRUSB);
983 	temp = musb_readw(mbase, MUSB_INTRTX);
984 	temp = musb_readw(mbase, MUSB_INTRRX);
985 
986 }
987 
988 /*
989  * Make the HDRC stop (disable interrupts, etc.);
990  * reversible by musb_start
991  * called on gadget driver unregister
992  * with controller locked, irqs blocked
993  * acts as a NOP unless some role activated the hardware
994  */
musb_stop(struct musb * musb)995 void musb_stop(struct musb *musb)
996 {
997 	/* stop IRQs, timers, ... */
998 	musb_platform_disable(musb);
999 	musb_generic_disable(musb);
1000 	dev_dbg(musb->controller, "HDRC disabled\n");
1001 
1002 	/* FIXME
1003 	 *  - mark host and/or peripheral drivers unusable/inactive
1004 	 *  - disable DMA (and enable it in HdrcStart)
1005 	 *  - make sure we can musb_start() after musb_stop(); with
1006 	 *    OTG mode, gadget driver module rmmod/modprobe cycles that
1007 	 *  - ...
1008 	 */
1009 	musb_platform_try_idle(musb, 0);
1010 	musb_platform_exit(musb);
1011 }
1012 
1013 #ifndef __UBOOT__
musb_shutdown(struct platform_device * pdev)1014 static void musb_shutdown(struct platform_device *pdev)
1015 {
1016 	struct musb	*musb = dev_to_musb(&pdev->dev);
1017 	unsigned long	flags;
1018 
1019 	pm_runtime_get_sync(musb->controller);
1020 
1021 	musb_gadget_cleanup(musb);
1022 
1023 	spin_lock_irqsave(&musb->lock, flags);
1024 	musb_platform_disable(musb);
1025 	musb_generic_disable(musb);
1026 	spin_unlock_irqrestore(&musb->lock, flags);
1027 
1028 	if (!is_otg_enabled(musb) && is_host_enabled(musb))
1029 		usb_remove_hcd(musb_to_hcd(musb));
1030 	musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
1031 	musb_platform_exit(musb);
1032 
1033 	pm_runtime_put(musb->controller);
1034 	/* FIXME power down */
1035 }
1036 #endif
1037 
1038 
1039 /*-------------------------------------------------------------------------*/
1040 
1041 /*
1042  * The silicon either has hard-wired endpoint configurations, or else
1043  * "dynamic fifo" sizing.  The driver has support for both, though at this
1044  * writing only the dynamic sizing is very well tested.   Since we switched
1045  * away from compile-time hardware parameters, we can no longer rely on
1046  * dead code elimination to leave only the relevant one in the object file.
1047  *
1048  * We don't currently use dynamic fifo setup capability to do anything
1049  * more than selecting one of a bunch of predefined configurations.
1050  */
1051 #if defined(CONFIG_USB_MUSB_TUSB6010)			\
1052 	|| defined(CONFIG_USB_MUSB_TUSB6010_MODULE)	\
1053 	|| defined(CONFIG_USB_MUSB_OMAP2PLUS)		\
1054 	|| defined(CONFIG_USB_MUSB_OMAP2PLUS_MODULE)	\
1055 	|| defined(CONFIG_USB_MUSB_AM35X)		\
1056 	|| defined(CONFIG_USB_MUSB_AM35X_MODULE)	\
1057 	|| defined(CONFIG_USB_MUSB_DSPS)		\
1058 	|| defined(CONFIG_USB_MUSB_DSPS_MODULE)
1059 static ushort __devinitdata fifo_mode = 4;
1060 #elif defined(CONFIG_USB_MUSB_UX500)			\
1061 	|| defined(CONFIG_USB_MUSB_UX500_MODULE)
1062 static ushort __devinitdata fifo_mode = 5;
1063 #else
1064 static ushort __devinitdata fifo_mode = 2;
1065 #endif
1066 
1067 /* "modprobe ... fifo_mode=1" etc */
1068 module_param(fifo_mode, ushort, 0);
1069 MODULE_PARM_DESC(fifo_mode, "initial endpoint configuration");
1070 
1071 /*
1072  * tables defining fifo_mode values.  define more if you like.
1073  * for host side, make sure both halves of ep1 are set up.
1074  */
1075 
1076 /* mode 0 - fits in 2KB */
1077 static struct musb_fifo_cfg __devinitdata mode_0_cfg[] = {
1078 { .hw_ep_num = 1, .style = FIFO_TX,   .maxpacket = 512, },
1079 { .hw_ep_num = 1, .style = FIFO_RX,   .maxpacket = 512, },
1080 { .hw_ep_num = 2, .style = FIFO_RXTX, .maxpacket = 512, },
1081 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1082 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1083 };
1084 
1085 /* mode 1 - fits in 4KB */
1086 static struct musb_fifo_cfg __devinitdata mode_1_cfg[] = {
1087 { .hw_ep_num = 1, .style = FIFO_TX,   .maxpacket = 512, .mode = BUF_DOUBLE, },
1088 { .hw_ep_num = 1, .style = FIFO_RX,   .maxpacket = 512, .mode = BUF_DOUBLE, },
1089 { .hw_ep_num = 2, .style = FIFO_RXTX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1090 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1091 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1092 };
1093 
1094 /* mode 2 - fits in 4KB */
1095 static struct musb_fifo_cfg __devinitdata mode_2_cfg[] = {
1096 { .hw_ep_num = 1, .style = FIFO_TX,   .maxpacket = 512, },
1097 { .hw_ep_num = 1, .style = FIFO_RX,   .maxpacket = 512, },
1098 { .hw_ep_num = 2, .style = FIFO_TX,   .maxpacket = 512, },
1099 { .hw_ep_num = 2, .style = FIFO_RX,   .maxpacket = 512, },
1100 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1101 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1102 };
1103 
1104 /* mode 3 - fits in 4KB */
1105 static struct musb_fifo_cfg __devinitdata mode_3_cfg[] = {
1106 { .hw_ep_num = 1, .style = FIFO_TX,   .maxpacket = 512, .mode = BUF_DOUBLE, },
1107 { .hw_ep_num = 1, .style = FIFO_RX,   .maxpacket = 512, .mode = BUF_DOUBLE, },
1108 { .hw_ep_num = 2, .style = FIFO_TX,   .maxpacket = 512, },
1109 { .hw_ep_num = 2, .style = FIFO_RX,   .maxpacket = 512, },
1110 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1111 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1112 };
1113 
1114 /* mode 4 - fits in 16KB */
1115 static struct musb_fifo_cfg __devinitdata mode_4_cfg[] = {
1116 { .hw_ep_num =  1, .style = FIFO_TX,   .maxpacket = 512, },
1117 { .hw_ep_num =  1, .style = FIFO_RX,   .maxpacket = 512, },
1118 { .hw_ep_num =  2, .style = FIFO_TX,   .maxpacket = 512, },
1119 { .hw_ep_num =  2, .style = FIFO_RX,   .maxpacket = 512, },
1120 { .hw_ep_num =  3, .style = FIFO_TX,   .maxpacket = 512, },
1121 { .hw_ep_num =  3, .style = FIFO_RX,   .maxpacket = 512, },
1122 { .hw_ep_num =  4, .style = FIFO_TX,   .maxpacket = 512, },
1123 { .hw_ep_num =  4, .style = FIFO_RX,   .maxpacket = 512, },
1124 { .hw_ep_num =  5, .style = FIFO_TX,   .maxpacket = 512, },
1125 { .hw_ep_num =  5, .style = FIFO_RX,   .maxpacket = 512, },
1126 { .hw_ep_num =  6, .style = FIFO_TX,   .maxpacket = 512, },
1127 { .hw_ep_num =  6, .style = FIFO_RX,   .maxpacket = 512, },
1128 { .hw_ep_num =  7, .style = FIFO_TX,   .maxpacket = 512, },
1129 { .hw_ep_num =  7, .style = FIFO_RX,   .maxpacket = 512, },
1130 { .hw_ep_num =  8, .style = FIFO_TX,   .maxpacket = 512, },
1131 { .hw_ep_num =  8, .style = FIFO_RX,   .maxpacket = 512, },
1132 { .hw_ep_num =  9, .style = FIFO_TX,   .maxpacket = 512, },
1133 { .hw_ep_num =  9, .style = FIFO_RX,   .maxpacket = 512, },
1134 { .hw_ep_num = 10, .style = FIFO_TX,   .maxpacket = 256, },
1135 { .hw_ep_num = 10, .style = FIFO_RX,   .maxpacket = 64, },
1136 { .hw_ep_num = 11, .style = FIFO_TX,   .maxpacket = 256, },
1137 { .hw_ep_num = 11, .style = FIFO_RX,   .maxpacket = 64, },
1138 { .hw_ep_num = 12, .style = FIFO_TX,   .maxpacket = 256, },
1139 { .hw_ep_num = 12, .style = FIFO_RX,   .maxpacket = 64, },
1140 { .hw_ep_num = 13, .style = FIFO_RXTX, .maxpacket = 4096, },
1141 { .hw_ep_num = 14, .style = FIFO_RXTX, .maxpacket = 1024, },
1142 { .hw_ep_num = 15, .style = FIFO_RXTX, .maxpacket = 1024, },
1143 };
1144 
1145 /* mode 5 - fits in 8KB */
1146 static struct musb_fifo_cfg __devinitdata mode_5_cfg[] = {
1147 { .hw_ep_num =  1, .style = FIFO_TX,   .maxpacket = 512, },
1148 { .hw_ep_num =  1, .style = FIFO_RX,   .maxpacket = 512, },
1149 { .hw_ep_num =  2, .style = FIFO_TX,   .maxpacket = 512, },
1150 { .hw_ep_num =  2, .style = FIFO_RX,   .maxpacket = 512, },
1151 { .hw_ep_num =  3, .style = FIFO_TX,   .maxpacket = 512, },
1152 { .hw_ep_num =  3, .style = FIFO_RX,   .maxpacket = 512, },
1153 { .hw_ep_num =  4, .style = FIFO_TX,   .maxpacket = 512, },
1154 { .hw_ep_num =  4, .style = FIFO_RX,   .maxpacket = 512, },
1155 { .hw_ep_num =  5, .style = FIFO_TX,   .maxpacket = 512, },
1156 { .hw_ep_num =  5, .style = FIFO_RX,   .maxpacket = 512, },
1157 { .hw_ep_num =  6, .style = FIFO_TX,   .maxpacket = 32, },
1158 { .hw_ep_num =  6, .style = FIFO_RX,   .maxpacket = 32, },
1159 { .hw_ep_num =  7, .style = FIFO_TX,   .maxpacket = 32, },
1160 { .hw_ep_num =  7, .style = FIFO_RX,   .maxpacket = 32, },
1161 { .hw_ep_num =  8, .style = FIFO_TX,   .maxpacket = 32, },
1162 { .hw_ep_num =  8, .style = FIFO_RX,   .maxpacket = 32, },
1163 { .hw_ep_num =  9, .style = FIFO_TX,   .maxpacket = 32, },
1164 { .hw_ep_num =  9, .style = FIFO_RX,   .maxpacket = 32, },
1165 { .hw_ep_num = 10, .style = FIFO_TX,   .maxpacket = 32, },
1166 { .hw_ep_num = 10, .style = FIFO_RX,   .maxpacket = 32, },
1167 { .hw_ep_num = 11, .style = FIFO_TX,   .maxpacket = 32, },
1168 { .hw_ep_num = 11, .style = FIFO_RX,   .maxpacket = 32, },
1169 { .hw_ep_num = 12, .style = FIFO_TX,   .maxpacket = 32, },
1170 { .hw_ep_num = 12, .style = FIFO_RX,   .maxpacket = 32, },
1171 { .hw_ep_num = 13, .style = FIFO_RXTX, .maxpacket = 512, },
1172 { .hw_ep_num = 14, .style = FIFO_RXTX, .maxpacket = 1024, },
1173 { .hw_ep_num = 15, .style = FIFO_RXTX, .maxpacket = 1024, },
1174 };
1175 
1176 /*
1177  * configure a fifo; for non-shared endpoints, this may be called
1178  * once for a tx fifo and once for an rx fifo.
1179  *
1180  * returns negative errno or offset for next fifo.
1181  */
1182 static int __devinit
fifo_setup(struct musb * musb,struct musb_hw_ep * hw_ep,const struct musb_fifo_cfg * cfg,u16 offset)1183 fifo_setup(struct musb *musb, struct musb_hw_ep  *hw_ep,
1184 		const struct musb_fifo_cfg *cfg, u16 offset)
1185 {
1186 	void __iomem	*mbase = musb->mregs;
1187 	int	size = 0;
1188 	u16	maxpacket = cfg->maxpacket;
1189 	u16	c_off = offset >> 3;
1190 	u8	c_size;
1191 
1192 	/* expect hw_ep has already been zero-initialized */
1193 
1194 	size = ffs(max(maxpacket, (u16) 8)) - 1;
1195 	maxpacket = 1 << size;
1196 
1197 	c_size = size - 3;
1198 	if (cfg->mode == BUF_DOUBLE) {
1199 		if ((offset + (maxpacket << 1)) >
1200 				(1 << (musb->config->ram_bits + 2)))
1201 			return -EMSGSIZE;
1202 		c_size |= MUSB_FIFOSZ_DPB;
1203 	} else {
1204 		if ((offset + maxpacket) > (1 << (musb->config->ram_bits + 2)))
1205 			return -EMSGSIZE;
1206 	}
1207 
1208 	/* configure the FIFO */
1209 	musb_writeb(mbase, MUSB_INDEX, hw_ep->epnum);
1210 
1211 	/* EP0 reserved endpoint for control, bidirectional;
1212 	 * EP1 reserved for bulk, two unidirection halves.
1213 	 */
1214 	if (hw_ep->epnum == 1)
1215 		musb->bulk_ep = hw_ep;
1216 	/* REVISIT error check:  be sure ep0 can both rx and tx ... */
1217 	switch (cfg->style) {
1218 	case FIFO_TX:
1219 		musb_write_txfifosz(mbase, c_size);
1220 		musb_write_txfifoadd(mbase, c_off);
1221 		hw_ep->tx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1222 		hw_ep->max_packet_sz_tx = maxpacket;
1223 		break;
1224 	case FIFO_RX:
1225 		musb_write_rxfifosz(mbase, c_size);
1226 		musb_write_rxfifoadd(mbase, c_off);
1227 		hw_ep->rx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1228 		hw_ep->max_packet_sz_rx = maxpacket;
1229 		break;
1230 	case FIFO_RXTX:
1231 		musb_write_txfifosz(mbase, c_size);
1232 		musb_write_txfifoadd(mbase, c_off);
1233 		hw_ep->rx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1234 		hw_ep->max_packet_sz_rx = maxpacket;
1235 
1236 		musb_write_rxfifosz(mbase, c_size);
1237 		musb_write_rxfifoadd(mbase, c_off);
1238 		hw_ep->tx_double_buffered = hw_ep->rx_double_buffered;
1239 		hw_ep->max_packet_sz_tx = maxpacket;
1240 
1241 		hw_ep->is_shared_fifo = true;
1242 		break;
1243 	}
1244 
1245 	/* NOTE rx and tx endpoint irqs aren't managed separately,
1246 	 * which happens to be ok
1247 	 */
1248 	musb->epmask |= (1 << hw_ep->epnum);
1249 
1250 	return offset + (maxpacket << ((c_size & MUSB_FIFOSZ_DPB) ? 1 : 0));
1251 }
1252 
1253 static struct musb_fifo_cfg __devinitdata ep0_cfg = {
1254 	.style = FIFO_RXTX, .maxpacket = 64,
1255 };
1256 
ep_config_from_table(struct musb * musb)1257 static int __devinit ep_config_from_table(struct musb *musb)
1258 {
1259 	const struct musb_fifo_cfg	*cfg;
1260 	unsigned		i, n;
1261 	int			offset;
1262 	struct musb_hw_ep	*hw_ep = musb->endpoints;
1263 
1264 	if (musb->config->fifo_cfg) {
1265 		cfg = musb->config->fifo_cfg;
1266 		n = musb->config->fifo_cfg_size;
1267 		goto done;
1268 	}
1269 
1270 	switch (fifo_mode) {
1271 	default:
1272 		fifo_mode = 0;
1273 		/* FALLTHROUGH */
1274 	case 0:
1275 		cfg = mode_0_cfg;
1276 		n = ARRAY_SIZE(mode_0_cfg);
1277 		break;
1278 	case 1:
1279 		cfg = mode_1_cfg;
1280 		n = ARRAY_SIZE(mode_1_cfg);
1281 		break;
1282 	case 2:
1283 		cfg = mode_2_cfg;
1284 		n = ARRAY_SIZE(mode_2_cfg);
1285 		break;
1286 	case 3:
1287 		cfg = mode_3_cfg;
1288 		n = ARRAY_SIZE(mode_3_cfg);
1289 		break;
1290 	case 4:
1291 		cfg = mode_4_cfg;
1292 		n = ARRAY_SIZE(mode_4_cfg);
1293 		break;
1294 	case 5:
1295 		cfg = mode_5_cfg;
1296 		n = ARRAY_SIZE(mode_5_cfg);
1297 		break;
1298 	}
1299 
1300 	pr_debug("%s: setup fifo_mode %d\n", musb_driver_name, fifo_mode);
1301 
1302 done:
1303 	offset = fifo_setup(musb, hw_ep, &ep0_cfg, 0);
1304 	/* assert(offset > 0) */
1305 
1306 	/* NOTE:  for RTL versions >= 1.400 EPINFO and RAMINFO would
1307 	 * be better than static musb->config->num_eps and DYN_FIFO_SIZE...
1308 	 */
1309 
1310 	for (i = 0; i < n; i++) {
1311 		u8	epn = cfg->hw_ep_num;
1312 
1313 		if (epn >= musb->config->num_eps) {
1314 			pr_debug("%s: invalid ep %d\n",
1315 					musb_driver_name, epn);
1316 			return -EINVAL;
1317 		}
1318 		offset = fifo_setup(musb, hw_ep + epn, cfg++, offset);
1319 		if (offset < 0) {
1320 			pr_debug("%s: mem overrun, ep %d\n",
1321 					musb_driver_name, epn);
1322 			return -EINVAL;
1323 		}
1324 		epn++;
1325 		musb->nr_endpoints = max(epn, musb->nr_endpoints);
1326 	}
1327 
1328 	pr_debug("%s: %d/%d max ep, %d/%d memory\n", musb_driver_name, n + 1,
1329 		 musb->config->num_eps * 2 - 1, offset,
1330 		 (1 << (musb->config->ram_bits + 2)));
1331 
1332 	if (!musb->bulk_ep) {
1333 		pr_debug("%s: missing bulk\n", musb_driver_name);
1334 		return -EINVAL;
1335 	}
1336 
1337 	return 0;
1338 }
1339 
1340 
1341 /*
1342  * ep_config_from_hw - when MUSB_C_DYNFIFO_DEF is false
1343  * @param musb the controller
1344  */
ep_config_from_hw(struct musb * musb)1345 static int __devinit ep_config_from_hw(struct musb *musb)
1346 {
1347 	u8 epnum = 0;
1348 	struct musb_hw_ep *hw_ep;
1349 	void *mbase = musb->mregs;
1350 	int ret = 0;
1351 
1352 	dev_dbg(musb->controller, "<== static silicon ep config\n");
1353 
1354 	/* FIXME pick up ep0 maxpacket size */
1355 
1356 	for (epnum = 1; epnum < musb->config->num_eps; epnum++) {
1357 		musb_ep_select(mbase, epnum);
1358 		hw_ep = musb->endpoints + epnum;
1359 
1360 		ret = musb_read_fifosize(musb, hw_ep, epnum);
1361 		if (ret < 0)
1362 			break;
1363 
1364 		/* FIXME set up hw_ep->{rx,tx}_double_buffered */
1365 
1366 		/* pick an RX/TX endpoint for bulk */
1367 		if (hw_ep->max_packet_sz_tx < 512
1368 				|| hw_ep->max_packet_sz_rx < 512)
1369 			continue;
1370 
1371 		/* REVISIT:  this algorithm is lazy, we should at least
1372 		 * try to pick a double buffered endpoint.
1373 		 */
1374 		if (musb->bulk_ep)
1375 			continue;
1376 		musb->bulk_ep = hw_ep;
1377 	}
1378 
1379 	if (!musb->bulk_ep) {
1380 		pr_debug("%s: missing bulk\n", musb_driver_name);
1381 		return -EINVAL;
1382 	}
1383 
1384 	return 0;
1385 }
1386 
1387 enum { MUSB_CONTROLLER_MHDRC, MUSB_CONTROLLER_HDRC, };
1388 
1389 /* Initialize MUSB (M)HDRC part of the USB hardware subsystem;
1390  * configure endpoints, or take their config from silicon
1391  */
musb_core_init(u16 musb_type,struct musb * musb)1392 static int __devinit musb_core_init(u16 musb_type, struct musb *musb)
1393 {
1394 	u8 reg;
1395 	char *type;
1396 	char aInfo[90], aRevision[32], aDate[12];
1397 	void __iomem	*mbase = musb->mregs;
1398 	int		status = 0;
1399 	int		i;
1400 
1401 	/* log core options (read using indexed model) */
1402 	reg = musb_read_configdata(mbase);
1403 
1404 	strcpy(aInfo, (reg & MUSB_CONFIGDATA_UTMIDW) ? "UTMI-16" : "UTMI-8");
1405 	if (reg & MUSB_CONFIGDATA_DYNFIFO) {
1406 		strcat(aInfo, ", dyn FIFOs");
1407 		musb->dyn_fifo = true;
1408 	}
1409 #ifndef CONFIG_USB_MUSB_DISABLE_BULK_COMBINE_SPLIT
1410 	if (reg & MUSB_CONFIGDATA_MPRXE) {
1411 		strcat(aInfo, ", bulk combine");
1412 		musb->bulk_combine = true;
1413 	}
1414 	if (reg & MUSB_CONFIGDATA_MPTXE) {
1415 		strcat(aInfo, ", bulk split");
1416 		musb->bulk_split = true;
1417 	}
1418 #else
1419 	musb->bulk_combine = false;
1420 	musb->bulk_split = false;
1421 #endif
1422 	if (reg & MUSB_CONFIGDATA_HBRXE) {
1423 		strcat(aInfo, ", HB-ISO Rx");
1424 		musb->hb_iso_rx = true;
1425 	}
1426 	if (reg & MUSB_CONFIGDATA_HBTXE) {
1427 		strcat(aInfo, ", HB-ISO Tx");
1428 		musb->hb_iso_tx = true;
1429 	}
1430 	if (reg & MUSB_CONFIGDATA_SOFTCONE)
1431 		strcat(aInfo, ", SoftConn");
1432 
1433 	pr_debug("%s:ConfigData=0x%02x (%s)\n", musb_driver_name, reg, aInfo);
1434 
1435 	aDate[0] = 0;
1436 	if (MUSB_CONTROLLER_MHDRC == musb_type) {
1437 		musb->is_multipoint = 1;
1438 		type = "M";
1439 	} else {
1440 		musb->is_multipoint = 0;
1441 		type = "";
1442 #ifndef	CONFIG_USB_OTG_BLACKLIST_HUB
1443 		printk(KERN_ERR
1444 			"%s: kernel must blacklist external hubs\n",
1445 			musb_driver_name);
1446 #endif
1447 	}
1448 
1449 	/* log release info */
1450 	musb->hwvers = musb_read_hwvers(mbase);
1451 	snprintf(aRevision, 32, "%d.%d%s", MUSB_HWVERS_MAJOR(musb->hwvers),
1452 		MUSB_HWVERS_MINOR(musb->hwvers),
1453 		(musb->hwvers & MUSB_HWVERS_RC) ? "RC" : "");
1454 	pr_debug("%s: %sHDRC RTL version %s %s\n", musb_driver_name, type,
1455 		 aRevision, aDate);
1456 
1457 	/* configure ep0 */
1458 	musb_configure_ep0(musb);
1459 
1460 	/* discover endpoint configuration */
1461 	musb->nr_endpoints = 1;
1462 	musb->epmask = 1;
1463 
1464 	if (musb->dyn_fifo)
1465 		status = ep_config_from_table(musb);
1466 	else
1467 		status = ep_config_from_hw(musb);
1468 
1469 	if (status < 0)
1470 		return status;
1471 
1472 	/* finish init, and print endpoint config */
1473 	for (i = 0; i < musb->nr_endpoints; i++) {
1474 		struct musb_hw_ep	*hw_ep = musb->endpoints + i;
1475 
1476 		hw_ep->fifo = MUSB_FIFO_OFFSET(i) + mbase;
1477 #if defined(CONFIG_USB_MUSB_TUSB6010) || defined (CONFIG_USB_MUSB_TUSB6010_MODULE)
1478 		hw_ep->fifo_async = musb->async + 0x400 + MUSB_FIFO_OFFSET(i);
1479 		hw_ep->fifo_sync = musb->sync + 0x400 + MUSB_FIFO_OFFSET(i);
1480 		hw_ep->fifo_sync_va =
1481 			musb->sync_va + 0x400 + MUSB_FIFO_OFFSET(i);
1482 
1483 		if (i == 0)
1484 			hw_ep->conf = mbase - 0x400 + TUSB_EP0_CONF;
1485 		else
1486 			hw_ep->conf = mbase + 0x400 + (((i - 1) & 0xf) << 2);
1487 #endif
1488 
1489 		hw_ep->regs = MUSB_EP_OFFSET(i, 0) + mbase;
1490 		hw_ep->target_regs = musb_read_target_reg_base(i, mbase);
1491 		hw_ep->rx_reinit = 1;
1492 		hw_ep->tx_reinit = 1;
1493 
1494 		if (hw_ep->max_packet_sz_tx) {
1495 			dev_dbg(musb->controller,
1496 				"%s: hw_ep %d%s, %smax %d\n",
1497 				musb_driver_name, i,
1498 				hw_ep->is_shared_fifo ? "shared" : "tx",
1499 				hw_ep->tx_double_buffered
1500 					? "doublebuffer, " : "",
1501 				hw_ep->max_packet_sz_tx);
1502 		}
1503 		if (hw_ep->max_packet_sz_rx && !hw_ep->is_shared_fifo) {
1504 			dev_dbg(musb->controller,
1505 				"%s: hw_ep %d%s, %smax %d\n",
1506 				musb_driver_name, i,
1507 				"rx",
1508 				hw_ep->rx_double_buffered
1509 					? "doublebuffer, " : "",
1510 				hw_ep->max_packet_sz_rx);
1511 		}
1512 		if (!(hw_ep->max_packet_sz_tx || hw_ep->max_packet_sz_rx))
1513 			dev_dbg(musb->controller, "hw_ep %d not configured\n", i);
1514 	}
1515 
1516 	return 0;
1517 }
1518 
1519 /*-------------------------------------------------------------------------*/
1520 
1521 #if defined(CONFIG_SOC_OMAP2430) || defined(CONFIG_SOC_OMAP3430) || \
1522 	defined(CONFIG_ARCH_OMAP4)
1523 
generic_interrupt(int irq,void * __hci)1524 static irqreturn_t generic_interrupt(int irq, void *__hci)
1525 {
1526 	unsigned long	flags;
1527 	irqreturn_t	retval = IRQ_NONE;
1528 	struct musb	*musb = __hci;
1529 
1530 	spin_lock_irqsave(&musb->lock, flags);
1531 
1532 	musb->int_usb = musb_readb(musb->mregs, MUSB_INTRUSB);
1533 	musb->int_tx = musb_readw(musb->mregs, MUSB_INTRTX);
1534 	musb->int_rx = musb_readw(musb->mregs, MUSB_INTRRX);
1535 
1536 	if (musb->int_usb || musb->int_tx || musb->int_rx)
1537 		retval = musb_interrupt(musb);
1538 
1539 	spin_unlock_irqrestore(&musb->lock, flags);
1540 
1541 	return retval;
1542 }
1543 
1544 #else
1545 #define generic_interrupt	NULL
1546 #endif
1547 
1548 /*
1549  * handle all the irqs defined by the HDRC core. for now we expect:  other
1550  * irq sources (phy, dma, etc) will be handled first, musb->int_* values
1551  * will be assigned, and the irq will already have been acked.
1552  *
1553  * called in irq context with spinlock held, irqs blocked
1554  */
musb_interrupt(struct musb * musb)1555 irqreturn_t musb_interrupt(struct musb *musb)
1556 {
1557 	irqreturn_t	retval = IRQ_NONE;
1558 	u8		devctl, power;
1559 	int		ep_num;
1560 	u32		reg;
1561 
1562 	devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
1563 	power = musb_readb(musb->mregs, MUSB_POWER);
1564 
1565 	dev_dbg(musb->controller, "** IRQ %s usb%04x tx%04x rx%04x\n",
1566 		(devctl & MUSB_DEVCTL_HM) ? "host" : "peripheral",
1567 		musb->int_usb, musb->int_tx, musb->int_rx);
1568 
1569 	/* the core can interrupt us for multiple reasons; docs have
1570 	 * a generic interrupt flowchart to follow
1571 	 */
1572 	if (musb->int_usb)
1573 		retval |= musb_stage0_irq(musb, musb->int_usb,
1574 				devctl, power);
1575 
1576 	/* "stage 1" is handling endpoint irqs */
1577 
1578 	/* handle endpoint 0 first */
1579 	if (musb->int_tx & 1) {
1580 		if (devctl & MUSB_DEVCTL_HM) {
1581 			if (is_host_capable())
1582 				retval |= musb_h_ep0_irq(musb);
1583 		} else {
1584 			if (is_peripheral_capable())
1585 				retval |= musb_g_ep0_irq(musb);
1586 		}
1587 	}
1588 
1589 	/* RX on endpoints 1-15 */
1590 	reg = musb->int_rx >> 1;
1591 	ep_num = 1;
1592 	while (reg) {
1593 		if (reg & 1) {
1594 			/* musb_ep_select(musb->mregs, ep_num); */
1595 			/* REVISIT just retval = ep->rx_irq(...) */
1596 			retval = IRQ_HANDLED;
1597 			if (devctl & MUSB_DEVCTL_HM) {
1598 				if (is_host_capable())
1599 					musb_host_rx(musb, ep_num);
1600 			} else {
1601 				if (is_peripheral_capable())
1602 					musb_g_rx(musb, ep_num);
1603 			}
1604 		}
1605 
1606 		reg >>= 1;
1607 		ep_num++;
1608 	}
1609 
1610 	/* TX on endpoints 1-15 */
1611 	reg = musb->int_tx >> 1;
1612 	ep_num = 1;
1613 	while (reg) {
1614 		if (reg & 1) {
1615 			/* musb_ep_select(musb->mregs, ep_num); */
1616 			/* REVISIT just retval |= ep->tx_irq(...) */
1617 			retval = IRQ_HANDLED;
1618 			if (devctl & MUSB_DEVCTL_HM) {
1619 				if (is_host_capable())
1620 					musb_host_tx(musb, ep_num);
1621 			} else {
1622 				if (is_peripheral_capable())
1623 					musb_g_tx(musb, ep_num);
1624 			}
1625 		}
1626 		reg >>= 1;
1627 		ep_num++;
1628 	}
1629 
1630 	return retval;
1631 }
1632 EXPORT_SYMBOL_GPL(musb_interrupt);
1633 
1634 #ifndef CONFIG_USB_MUSB_PIO_ONLY
1635 static bool __devinitdata use_dma = 1;
1636 
1637 /* "modprobe ... use_dma=0" etc */
1638 module_param(use_dma, bool, 0);
1639 MODULE_PARM_DESC(use_dma, "enable/disable use of DMA");
1640 
musb_dma_completion(struct musb * musb,u8 epnum,u8 transmit)1641 void musb_dma_completion(struct musb *musb, u8 epnum, u8 transmit)
1642 {
1643 	u8	devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
1644 
1645 	/* called with controller lock already held */
1646 
1647 	if (!epnum) {
1648 #ifndef CONFIG_USB_TUSB_OMAP_DMA
1649 		if (!is_cppi_enabled()) {
1650 			/* endpoint 0 */
1651 			if (devctl & MUSB_DEVCTL_HM)
1652 				musb_h_ep0_irq(musb);
1653 			else
1654 				musb_g_ep0_irq(musb);
1655 		}
1656 #endif
1657 	} else {
1658 		/* endpoints 1..15 */
1659 		if (transmit) {
1660 			if (devctl & MUSB_DEVCTL_HM) {
1661 				if (is_host_capable())
1662 					musb_host_tx(musb, epnum);
1663 			} else {
1664 				if (is_peripheral_capable())
1665 					musb_g_tx(musb, epnum);
1666 			}
1667 		} else {
1668 			/* receive */
1669 			if (devctl & MUSB_DEVCTL_HM) {
1670 				if (is_host_capable())
1671 					musb_host_rx(musb, epnum);
1672 			} else {
1673 				if (is_peripheral_capable())
1674 					musb_g_rx(musb, epnum);
1675 			}
1676 		}
1677 	}
1678 }
1679 EXPORT_SYMBOL_GPL(musb_dma_completion);
1680 
1681 #else
1682 #define use_dma			0
1683 #endif
1684 
1685 /*-------------------------------------------------------------------------*/
1686 
1687 #ifdef CONFIG_SYSFS
1688 
1689 static ssize_t
musb_mode_show(struct device * dev,struct device_attribute * attr,char * buf)1690 musb_mode_show(struct device *dev, struct device_attribute *attr, char *buf)
1691 {
1692 	struct musb *musb = dev_to_musb(dev);
1693 	unsigned long flags;
1694 	int ret = -EINVAL;
1695 
1696 	spin_lock_irqsave(&musb->lock, flags);
1697 	ret = sprintf(buf, "%s\n", otg_state_string(musb->xceiv->state));
1698 	spin_unlock_irqrestore(&musb->lock, flags);
1699 
1700 	return ret;
1701 }
1702 
1703 static ssize_t
musb_mode_store(struct device * dev,struct device_attribute * attr,const char * buf,size_t n)1704 musb_mode_store(struct device *dev, struct device_attribute *attr,
1705 		const char *buf, size_t n)
1706 {
1707 	struct musb	*musb = dev_to_musb(dev);
1708 	unsigned long	flags;
1709 	int		status;
1710 
1711 	spin_lock_irqsave(&musb->lock, flags);
1712 	if (sysfs_streq(buf, "host"))
1713 		status = musb_platform_set_mode(musb, MUSB_HOST);
1714 	else if (sysfs_streq(buf, "peripheral"))
1715 		status = musb_platform_set_mode(musb, MUSB_PERIPHERAL);
1716 	else if (sysfs_streq(buf, "otg"))
1717 		status = musb_platform_set_mode(musb, MUSB_OTG);
1718 	else
1719 		status = -EINVAL;
1720 	spin_unlock_irqrestore(&musb->lock, flags);
1721 
1722 	return (status == 0) ? n : status;
1723 }
1724 static DEVICE_ATTR(mode, 0644, musb_mode_show, musb_mode_store);
1725 
1726 static ssize_t
musb_vbus_store(struct device * dev,struct device_attribute * attr,const char * buf,size_t n)1727 musb_vbus_store(struct device *dev, struct device_attribute *attr,
1728 		const char *buf, size_t n)
1729 {
1730 	struct musb	*musb = dev_to_musb(dev);
1731 	unsigned long	flags;
1732 	unsigned long	val;
1733 
1734 	if (sscanf(buf, "%lu", &val) < 1) {
1735 		dev_err(dev, "Invalid VBUS timeout ms value\n");
1736 		return -EINVAL;
1737 	}
1738 
1739 	spin_lock_irqsave(&musb->lock, flags);
1740 	/* force T(a_wait_bcon) to be zero/unlimited *OR* valid */
1741 	musb->a_wait_bcon = val ? max_t(int, val, OTG_TIME_A_WAIT_BCON) : 0 ;
1742 	if (musb->xceiv->state == OTG_STATE_A_WAIT_BCON)
1743 		musb->is_active = 0;
1744 	musb_platform_try_idle(musb, jiffies + msecs_to_jiffies(val));
1745 	spin_unlock_irqrestore(&musb->lock, flags);
1746 
1747 	return n;
1748 }
1749 
1750 static ssize_t
musb_vbus_show(struct device * dev,struct device_attribute * attr,char * buf)1751 musb_vbus_show(struct device *dev, struct device_attribute *attr, char *buf)
1752 {
1753 	struct musb	*musb = dev_to_musb(dev);
1754 	unsigned long	flags;
1755 	unsigned long	val;
1756 	int		vbus;
1757 
1758 	spin_lock_irqsave(&musb->lock, flags);
1759 	val = musb->a_wait_bcon;
1760 	/* FIXME get_vbus_status() is normally #defined as false...
1761 	 * and is effectively TUSB-specific.
1762 	 */
1763 	vbus = musb_platform_get_vbus_status(musb);
1764 	spin_unlock_irqrestore(&musb->lock, flags);
1765 
1766 	return sprintf(buf, "Vbus %s, timeout %lu msec\n",
1767 			vbus ? "on" : "off", val);
1768 }
1769 static DEVICE_ATTR(vbus, 0644, musb_vbus_show, musb_vbus_store);
1770 
1771 /* Gadget drivers can't know that a host is connected so they might want
1772  * to start SRP, but users can.  This allows userspace to trigger SRP.
1773  */
1774 static ssize_t
musb_srp_store(struct device * dev,struct device_attribute * attr,const char * buf,size_t n)1775 musb_srp_store(struct device *dev, struct device_attribute *attr,
1776 		const char *buf, size_t n)
1777 {
1778 	struct musb	*musb = dev_to_musb(dev);
1779 	unsigned short	srp;
1780 
1781 	if (sscanf(buf, "%hu", &srp) != 1
1782 			|| (srp != 1)) {
1783 		dev_err(dev, "SRP: Value must be 1\n");
1784 		return -EINVAL;
1785 	}
1786 
1787 	if (srp == 1)
1788 		musb_g_wakeup(musb);
1789 
1790 	return n;
1791 }
1792 static DEVICE_ATTR(srp, 0644, NULL, musb_srp_store);
1793 
1794 static struct attribute *musb_attributes[] = {
1795 	&dev_attr_mode.attr,
1796 	&dev_attr_vbus.attr,
1797 	&dev_attr_srp.attr,
1798 	NULL
1799 };
1800 
1801 static const struct attribute_group musb_attr_group = {
1802 	.attrs = musb_attributes,
1803 };
1804 
1805 #endif	/* sysfs */
1806 
1807 #ifndef __UBOOT__
1808 /* Only used to provide driver mode change events */
musb_irq_work(struct work_struct * data)1809 static void musb_irq_work(struct work_struct *data)
1810 {
1811 	struct musb *musb = container_of(data, struct musb, irq_work);
1812 	static int old_state;
1813 
1814 	if (musb->xceiv->state != old_state) {
1815 		old_state = musb->xceiv->state;
1816 		sysfs_notify(&musb->controller->kobj, NULL, "mode");
1817 	}
1818 }
1819 #endif
1820 
1821 /* --------------------------------------------------------------------------
1822  * Init support
1823  */
1824 
1825 static struct musb *__devinit
allocate_instance(struct device * dev,struct musb_hdrc_config * config,void __iomem * mbase)1826 allocate_instance(struct device *dev,
1827 		struct musb_hdrc_config *config, void __iomem *mbase)
1828 {
1829 	struct musb		*musb;
1830 	struct musb_hw_ep	*ep;
1831 	int			epnum;
1832 #ifndef __UBOOT__
1833 	struct usb_hcd	*hcd;
1834 
1835 	hcd = usb_create_hcd(&musb_hc_driver, dev, dev_name(dev));
1836 	if (!hcd)
1837 		return NULL;
1838 	/* usbcore sets dev->driver_data to hcd, and sometimes uses that... */
1839 
1840 	musb = hcd_to_musb(hcd);
1841 #else
1842 	musb = calloc(1, sizeof(*musb));
1843 	if (!musb)
1844 		return NULL;
1845 #endif
1846 	INIT_LIST_HEAD(&musb->control);
1847 	INIT_LIST_HEAD(&musb->in_bulk);
1848 	INIT_LIST_HEAD(&musb->out_bulk);
1849 
1850 #ifndef __UBOOT__
1851 	hcd->uses_new_polling = 1;
1852 	hcd->has_tt = 1;
1853 #endif
1854 
1855 	musb->vbuserr_retry = VBUSERR_RETRY_COUNT;
1856 	musb->a_wait_bcon = OTG_TIME_A_WAIT_BCON;
1857 	dev_set_drvdata(dev, musb);
1858 	musb->mregs = mbase;
1859 	musb->ctrl_base = mbase;
1860 	musb->nIrq = -ENODEV;
1861 	musb->config = config;
1862 	BUG_ON(musb->config->num_eps > MUSB_C_NUM_EPS);
1863 	for (epnum = 0, ep = musb->endpoints;
1864 			epnum < musb->config->num_eps;
1865 			epnum++, ep++) {
1866 		ep->musb = musb;
1867 		ep->epnum = epnum;
1868 	}
1869 
1870 	musb->controller = dev;
1871 
1872 	return musb;
1873 }
1874 
musb_free(struct musb * musb)1875 static void musb_free(struct musb *musb)
1876 {
1877 	/* this has multiple entry modes. it handles fault cleanup after
1878 	 * probe(), where things may be partially set up, as well as rmmod
1879 	 * cleanup after everything's been de-activated.
1880 	 */
1881 
1882 #ifdef CONFIG_SYSFS
1883 	sysfs_remove_group(&musb->controller->kobj, &musb_attr_group);
1884 #endif
1885 
1886 	if (musb->nIrq >= 0) {
1887 		if (musb->irq_wake)
1888 			disable_irq_wake(musb->nIrq);
1889 		free_irq(musb->nIrq, musb);
1890 	}
1891 	if (is_dma_capable() && musb->dma_controller) {
1892 		struct dma_controller	*c = musb->dma_controller;
1893 
1894 		(void) c->stop(c);
1895 		dma_controller_destroy(c);
1896 	}
1897 
1898 	kfree(musb);
1899 }
1900 
1901 /*
1902  * Perform generic per-controller initialization.
1903  *
1904  * @pDevice: the controller (already clocked, etc)
1905  * @nIrq: irq
1906  * @mregs: virtual address of controller registers,
1907  *	not yet corrected for platform-specific offsets
1908  */
1909 #ifndef __UBOOT__
1910 static int __devinit
musb_init_controller(struct device * dev,int nIrq,void __iomem * ctrl)1911 musb_init_controller(struct device *dev, int nIrq, void __iomem *ctrl)
1912 #else
1913 struct musb *
1914 musb_init_controller(struct musb_hdrc_platform_data *plat, struct device *dev,
1915 			     void *ctrl)
1916 #endif
1917 {
1918 	int			status;
1919 	struct musb		*musb;
1920 #ifndef __UBOOT__
1921 	struct musb_hdrc_platform_data *plat = dev->platform_data;
1922 #else
1923 	int nIrq = 0;
1924 #endif
1925 
1926 	/* The driver might handle more features than the board; OK.
1927 	 * Fail when the board needs a feature that's not enabled.
1928 	 */
1929 	if (!plat) {
1930 		dev_dbg(dev, "no platform_data?\n");
1931 		status = -ENODEV;
1932 		goto fail0;
1933 	}
1934 
1935 	/* allocate */
1936 	musb = allocate_instance(dev, plat->config, ctrl);
1937 	if (!musb) {
1938 		status = -ENOMEM;
1939 		goto fail0;
1940 	}
1941 
1942 	pm_runtime_use_autosuspend(musb->controller);
1943 	pm_runtime_set_autosuspend_delay(musb->controller, 200);
1944 	pm_runtime_enable(musb->controller);
1945 
1946 	spin_lock_init(&musb->lock);
1947 	musb->board_mode = plat->mode;
1948 	musb->board_set_power = plat->set_power;
1949 	musb->min_power = plat->min_power;
1950 	musb->ops = plat->platform_ops;
1951 
1952 	/* The musb_platform_init() call:
1953 	 *   - adjusts musb->mregs and musb->isr if needed,
1954 	 *   - may initialize an integrated tranceiver
1955 	 *   - initializes musb->xceiv, usually by otg_get_phy()
1956 	 *   - stops powering VBUS
1957 	 *
1958 	 * There are various transceiver configurations.  Blackfin,
1959 	 * DaVinci, TUSB60x0, and others integrate them.  OMAP3 uses
1960 	 * external/discrete ones in various flavors (twl4030 family,
1961 	 * isp1504, non-OTG, etc) mostly hooking up through ULPI.
1962 	 */
1963 	musb->isr = generic_interrupt;
1964 	status = musb_platform_init(musb);
1965 	if (status < 0)
1966 		goto fail1;
1967 
1968 	if (!musb->isr) {
1969 		status = -ENODEV;
1970 		goto fail2;
1971 	}
1972 
1973 #ifndef __UBOOT__
1974 	if (!musb->xceiv->io_ops) {
1975 		musb->xceiv->io_dev = musb->controller;
1976 		musb->xceiv->io_priv = musb->mregs;
1977 		musb->xceiv->io_ops = &musb_ulpi_access;
1978 	}
1979 #endif
1980 
1981 	pm_runtime_get_sync(musb->controller);
1982 
1983 #ifndef CONFIG_USB_MUSB_PIO_ONLY
1984 	if (use_dma && dev->dma_mask) {
1985 		struct dma_controller	*c;
1986 
1987 		c = dma_controller_create(musb, musb->mregs);
1988 		musb->dma_controller = c;
1989 		if (c)
1990 			(void) c->start(c);
1991 	}
1992 #endif
1993 #ifndef __UBOOT__
1994 	/* ideally this would be abstracted in platform setup */
1995 	if (!is_dma_capable() || !musb->dma_controller)
1996 		dev->dma_mask = NULL;
1997 #endif
1998 
1999 	/* be sure interrupts are disabled before connecting ISR */
2000 	musb_platform_disable(musb);
2001 	musb_generic_disable(musb);
2002 
2003 	/* setup musb parts of the core (especially endpoints) */
2004 	status = musb_core_init(plat->config->multipoint
2005 			? MUSB_CONTROLLER_MHDRC
2006 			: MUSB_CONTROLLER_HDRC, musb);
2007 	if (status < 0)
2008 		goto fail3;
2009 
2010 	setup_timer(&musb->otg_timer, musb_otg_timer_func, (unsigned long) musb);
2011 
2012 	/* Init IRQ workqueue before request_irq */
2013 	INIT_WORK(&musb->irq_work, musb_irq_work);
2014 
2015 	/* attach to the IRQ */
2016 	if (request_irq(nIrq, musb->isr, 0, dev_name(dev), musb)) {
2017 		dev_err(dev, "request_irq %d failed!\n", nIrq);
2018 		status = -ENODEV;
2019 		goto fail3;
2020 	}
2021 	musb->nIrq = nIrq;
2022 /* FIXME this handles wakeup irqs wrong */
2023 	if (enable_irq_wake(nIrq) == 0) {
2024 		musb->irq_wake = 1;
2025 		device_init_wakeup(dev, 1);
2026 	} else {
2027 		musb->irq_wake = 0;
2028 	}
2029 
2030 #ifndef __UBOOT__
2031 	/* host side needs more setup */
2032 	if (is_host_enabled(musb)) {
2033 		struct usb_hcd	*hcd = musb_to_hcd(musb);
2034 
2035 		otg_set_host(musb->xceiv->otg, &hcd->self);
2036 
2037 		if (is_otg_enabled(musb))
2038 			hcd->self.otg_port = 1;
2039 		musb->xceiv->otg->host = &hcd->self;
2040 		hcd->power_budget = 2 * (plat->power ? : 250);
2041 
2042 		/* program PHY to use external vBus if required */
2043 		if (plat->extvbus) {
2044 			u8 busctl = musb_read_ulpi_buscontrol(musb->mregs);
2045 			busctl |= MUSB_ULPI_USE_EXTVBUS;
2046 			musb_write_ulpi_buscontrol(musb->mregs, busctl);
2047 		}
2048 	}
2049 #endif
2050 
2051 	/* For the host-only role, we can activate right away.
2052 	 * (We expect the ID pin to be forcibly grounded!!)
2053 	 * Otherwise, wait till the gadget driver hooks up.
2054 	 */
2055 	if (!is_otg_enabled(musb) && is_host_enabled(musb)) {
2056 		struct usb_hcd	*hcd = musb_to_hcd(musb);
2057 
2058 		MUSB_HST_MODE(musb);
2059 #ifndef __UBOOT__
2060 		musb->xceiv->otg->default_a = 1;
2061 		musb->xceiv->state = OTG_STATE_A_IDLE;
2062 
2063 		status = usb_add_hcd(musb_to_hcd(musb), 0, 0);
2064 
2065 		hcd->self.uses_pio_for_control = 1;
2066 		dev_dbg(musb->controller, "%s mode, status %d, devctl %02x %c\n",
2067 			"HOST", status,
2068 			musb_readb(musb->mregs, MUSB_DEVCTL),
2069 			(musb_readb(musb->mregs, MUSB_DEVCTL)
2070 					& MUSB_DEVCTL_BDEVICE
2071 				? 'B' : 'A'));
2072 #endif
2073 
2074 	} else /* peripheral is enabled */ {
2075 		MUSB_DEV_MODE(musb);
2076 #ifndef __UBOOT__
2077 		musb->xceiv->otg->default_a = 0;
2078 		musb->xceiv->state = OTG_STATE_B_IDLE;
2079 #endif
2080 
2081 		if (is_peripheral_capable())
2082 			status = musb_gadget_setup(musb);
2083 
2084 #ifndef __UBOOT__
2085 		dev_dbg(musb->controller, "%s mode, status %d, dev%02x\n",
2086 			is_otg_enabled(musb) ? "OTG" : "PERIPHERAL",
2087 			status,
2088 			musb_readb(musb->mregs, MUSB_DEVCTL));
2089 #endif
2090 
2091 	}
2092 	if (status < 0)
2093 		goto fail3;
2094 
2095 	status = musb_init_debugfs(musb);
2096 	if (status < 0)
2097 		goto fail4;
2098 
2099 #ifdef CONFIG_SYSFS
2100 	status = sysfs_create_group(&musb->controller->kobj, &musb_attr_group);
2101 	if (status)
2102 		goto fail5;
2103 #endif
2104 
2105 	pm_runtime_put(musb->controller);
2106 
2107 	pr_debug("USB %s mode controller at %p using %s, IRQ %d\n",
2108 			({char *s;
2109 			 switch (musb->board_mode) {
2110 			 case MUSB_HOST:		s = "Host"; break;
2111 			 case MUSB_PERIPHERAL:	s = "Peripheral"; break;
2112 			 default:		s = "OTG"; break;
2113 			 }; s; }),
2114 			ctrl,
2115 			(is_dma_capable() && musb->dma_controller)
2116 			? "DMA" : "PIO",
2117 			musb->nIrq);
2118 
2119 #ifndef __UBOOT__
2120 	return 0;
2121 #else
2122 	return status == 0 ? musb : NULL;
2123 #endif
2124 
2125 fail5:
2126 	musb_exit_debugfs(musb);
2127 
2128 fail4:
2129 #ifndef __UBOOT__
2130 	if (!is_otg_enabled(musb) && is_host_enabled(musb))
2131 		usb_remove_hcd(musb_to_hcd(musb));
2132 	else
2133 #endif
2134 		musb_gadget_cleanup(musb);
2135 
2136 fail3:
2137 	pm_runtime_put_sync(musb->controller);
2138 
2139 fail2:
2140 	if (musb->irq_wake)
2141 		device_init_wakeup(dev, 0);
2142 	musb_platform_exit(musb);
2143 
2144 fail1:
2145 	dev_err(musb->controller,
2146 		"musb_init_controller failed with status %d\n", status);
2147 
2148 	musb_free(musb);
2149 
2150 fail0:
2151 
2152 #ifndef __UBOOT__
2153 	return status;
2154 #else
2155 	return status == 0 ? musb : NULL;
2156 #endif
2157 
2158 }
2159 
2160 /*-------------------------------------------------------------------------*/
2161 
2162 /* all implementations (PCI bridge to FPGA, VLYNQ, etc) should just
2163  * bridge to a platform device; this driver then suffices.
2164  */
2165 
2166 #ifndef CONFIG_USB_MUSB_PIO_ONLY
2167 static u64	*orig_dma_mask;
2168 #endif
2169 
2170 #ifndef __UBOOT__
musb_probe(struct platform_device * pdev)2171 static int __devinit musb_probe(struct platform_device *pdev)
2172 {
2173 	struct device	*dev = &pdev->dev;
2174 	int		irq = platform_get_irq_byname(pdev, "mc");
2175 	int		status;
2176 	struct resource	*iomem;
2177 	void __iomem	*base;
2178 
2179 	iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2180 	if (!iomem || irq <= 0)
2181 		return -ENODEV;
2182 
2183 	base = ioremap(iomem->start, resource_size(iomem));
2184 	if (!base) {
2185 		dev_err(dev, "ioremap failed\n");
2186 		return -ENOMEM;
2187 	}
2188 
2189 #ifndef CONFIG_USB_MUSB_PIO_ONLY
2190 	/* clobbered by use_dma=n */
2191 	orig_dma_mask = dev->dma_mask;
2192 #endif
2193 	status = musb_init_controller(dev, irq, base);
2194 	if (status < 0)
2195 		iounmap(base);
2196 
2197 	return status;
2198 }
2199 
musb_remove(struct platform_device * pdev)2200 static int __devexit musb_remove(struct platform_device *pdev)
2201 {
2202 	struct musb	*musb = dev_to_musb(&pdev->dev);
2203 	void __iomem	*ctrl_base = musb->ctrl_base;
2204 
2205 	/* this gets called on rmmod.
2206 	 *  - Host mode: host may still be active
2207 	 *  - Peripheral mode: peripheral is deactivated (or never-activated)
2208 	 *  - OTG mode: both roles are deactivated (or never-activated)
2209 	 */
2210 	musb_exit_debugfs(musb);
2211 	musb_shutdown(pdev);
2212 
2213 	musb_free(musb);
2214 	iounmap(ctrl_base);
2215 	device_init_wakeup(&pdev->dev, 0);
2216 #ifndef CONFIG_USB_MUSB_PIO_ONLY
2217 	pdev->dev.dma_mask = orig_dma_mask;
2218 #endif
2219 	return 0;
2220 }
2221 
2222 #ifdef	CONFIG_PM
2223 
musb_save_context(struct musb * musb)2224 static void musb_save_context(struct musb *musb)
2225 {
2226 	int i;
2227 	void __iomem *musb_base = musb->mregs;
2228 	void __iomem *epio;
2229 
2230 	if (is_host_enabled(musb)) {
2231 		musb->context.frame = musb_readw(musb_base, MUSB_FRAME);
2232 		musb->context.testmode = musb_readb(musb_base, MUSB_TESTMODE);
2233 		musb->context.busctl = musb_read_ulpi_buscontrol(musb->mregs);
2234 	}
2235 	musb->context.power = musb_readb(musb_base, MUSB_POWER);
2236 	musb->context.intrtxe = musb_readw(musb_base, MUSB_INTRTXE);
2237 	musb->context.intrrxe = musb_readw(musb_base, MUSB_INTRRXE);
2238 	musb->context.intrusbe = musb_readb(musb_base, MUSB_INTRUSBE);
2239 	musb->context.index = musb_readb(musb_base, MUSB_INDEX);
2240 	musb->context.devctl = musb_readb(musb_base, MUSB_DEVCTL);
2241 
2242 	for (i = 0; i < musb->config->num_eps; ++i) {
2243 		struct musb_hw_ep	*hw_ep;
2244 
2245 		hw_ep = &musb->endpoints[i];
2246 		if (!hw_ep)
2247 			continue;
2248 
2249 		epio = hw_ep->regs;
2250 		if (!epio)
2251 			continue;
2252 
2253 		musb_writeb(musb_base, MUSB_INDEX, i);
2254 		musb->context.index_regs[i].txmaxp =
2255 			musb_readw(epio, MUSB_TXMAXP);
2256 		musb->context.index_regs[i].txcsr =
2257 			musb_readw(epio, MUSB_TXCSR);
2258 		musb->context.index_regs[i].rxmaxp =
2259 			musb_readw(epio, MUSB_RXMAXP);
2260 		musb->context.index_regs[i].rxcsr =
2261 			musb_readw(epio, MUSB_RXCSR);
2262 
2263 		if (musb->dyn_fifo) {
2264 			musb->context.index_regs[i].txfifoadd =
2265 					musb_read_txfifoadd(musb_base);
2266 			musb->context.index_regs[i].rxfifoadd =
2267 					musb_read_rxfifoadd(musb_base);
2268 			musb->context.index_regs[i].txfifosz =
2269 					musb_read_txfifosz(musb_base);
2270 			musb->context.index_regs[i].rxfifosz =
2271 					musb_read_rxfifosz(musb_base);
2272 		}
2273 		if (is_host_enabled(musb)) {
2274 			musb->context.index_regs[i].txtype =
2275 				musb_readb(epio, MUSB_TXTYPE);
2276 			musb->context.index_regs[i].txinterval =
2277 				musb_readb(epio, MUSB_TXINTERVAL);
2278 			musb->context.index_regs[i].rxtype =
2279 				musb_readb(epio, MUSB_RXTYPE);
2280 			musb->context.index_regs[i].rxinterval =
2281 				musb_readb(epio, MUSB_RXINTERVAL);
2282 
2283 			musb->context.index_regs[i].txfunaddr =
2284 				musb_read_txfunaddr(musb_base, i);
2285 			musb->context.index_regs[i].txhubaddr =
2286 				musb_read_txhubaddr(musb_base, i);
2287 			musb->context.index_regs[i].txhubport =
2288 				musb_read_txhubport(musb_base, i);
2289 
2290 			musb->context.index_regs[i].rxfunaddr =
2291 				musb_read_rxfunaddr(musb_base, i);
2292 			musb->context.index_regs[i].rxhubaddr =
2293 				musb_read_rxhubaddr(musb_base, i);
2294 			musb->context.index_regs[i].rxhubport =
2295 				musb_read_rxhubport(musb_base, i);
2296 		}
2297 	}
2298 }
2299 
musb_restore_context(struct musb * musb)2300 static void musb_restore_context(struct musb *musb)
2301 {
2302 	int i;
2303 	void __iomem *musb_base = musb->mregs;
2304 	void __iomem *ep_target_regs;
2305 	void __iomem *epio;
2306 
2307 	if (is_host_enabled(musb)) {
2308 		musb_writew(musb_base, MUSB_FRAME, musb->context.frame);
2309 		musb_writeb(musb_base, MUSB_TESTMODE, musb->context.testmode);
2310 		musb_write_ulpi_buscontrol(musb->mregs, musb->context.busctl);
2311 	}
2312 	musb_writeb(musb_base, MUSB_POWER, musb->context.power);
2313 	musb_writew(musb_base, MUSB_INTRTXE, musb->context.intrtxe);
2314 	musb_writew(musb_base, MUSB_INTRRXE, musb->context.intrrxe);
2315 	musb_writeb(musb_base, MUSB_INTRUSBE, musb->context.intrusbe);
2316 	musb_writeb(musb_base, MUSB_DEVCTL, musb->context.devctl);
2317 
2318 	for (i = 0; i < musb->config->num_eps; ++i) {
2319 		struct musb_hw_ep	*hw_ep;
2320 
2321 		hw_ep = &musb->endpoints[i];
2322 		if (!hw_ep)
2323 			continue;
2324 
2325 		epio = hw_ep->regs;
2326 		if (!epio)
2327 			continue;
2328 
2329 		musb_writeb(musb_base, MUSB_INDEX, i);
2330 		musb_writew(epio, MUSB_TXMAXP,
2331 			musb->context.index_regs[i].txmaxp);
2332 		musb_writew(epio, MUSB_TXCSR,
2333 			musb->context.index_regs[i].txcsr);
2334 		musb_writew(epio, MUSB_RXMAXP,
2335 			musb->context.index_regs[i].rxmaxp);
2336 		musb_writew(epio, MUSB_RXCSR,
2337 			musb->context.index_regs[i].rxcsr);
2338 
2339 		if (musb->dyn_fifo) {
2340 			musb_write_txfifosz(musb_base,
2341 				musb->context.index_regs[i].txfifosz);
2342 			musb_write_rxfifosz(musb_base,
2343 				musb->context.index_regs[i].rxfifosz);
2344 			musb_write_txfifoadd(musb_base,
2345 				musb->context.index_regs[i].txfifoadd);
2346 			musb_write_rxfifoadd(musb_base,
2347 				musb->context.index_regs[i].rxfifoadd);
2348 		}
2349 
2350 		if (is_host_enabled(musb)) {
2351 			musb_writeb(epio, MUSB_TXTYPE,
2352 				musb->context.index_regs[i].txtype);
2353 			musb_writeb(epio, MUSB_TXINTERVAL,
2354 				musb->context.index_regs[i].txinterval);
2355 			musb_writeb(epio, MUSB_RXTYPE,
2356 				musb->context.index_regs[i].rxtype);
2357 			musb_writeb(epio, MUSB_RXINTERVAL,
2358 
2359 			musb->context.index_regs[i].rxinterval);
2360 			musb_write_txfunaddr(musb_base, i,
2361 				musb->context.index_regs[i].txfunaddr);
2362 			musb_write_txhubaddr(musb_base, i,
2363 				musb->context.index_regs[i].txhubaddr);
2364 			musb_write_txhubport(musb_base, i,
2365 				musb->context.index_regs[i].txhubport);
2366 
2367 			ep_target_regs =
2368 				musb_read_target_reg_base(i, musb_base);
2369 
2370 			musb_write_rxfunaddr(ep_target_regs,
2371 				musb->context.index_regs[i].rxfunaddr);
2372 			musb_write_rxhubaddr(ep_target_regs,
2373 				musb->context.index_regs[i].rxhubaddr);
2374 			musb_write_rxhubport(ep_target_regs,
2375 				musb->context.index_regs[i].rxhubport);
2376 		}
2377 	}
2378 	musb_writeb(musb_base, MUSB_INDEX, musb->context.index);
2379 }
2380 
musb_suspend(struct device * dev)2381 static int musb_suspend(struct device *dev)
2382 {
2383 	struct musb	*musb = dev_to_musb(dev);
2384 	unsigned long	flags;
2385 
2386 	spin_lock_irqsave(&musb->lock, flags);
2387 
2388 	if (is_peripheral_active(musb)) {
2389 		/* FIXME force disconnect unless we know USB will wake
2390 		 * the system up quickly enough to respond ...
2391 		 */
2392 	} else if (is_host_active(musb)) {
2393 		/* we know all the children are suspended; sometimes
2394 		 * they will even be wakeup-enabled.
2395 		 */
2396 	}
2397 
2398 	spin_unlock_irqrestore(&musb->lock, flags);
2399 	return 0;
2400 }
2401 
musb_resume_noirq(struct device * dev)2402 static int musb_resume_noirq(struct device *dev)
2403 {
2404 	/* for static cmos like DaVinci, register values were preserved
2405 	 * unless for some reason the whole soc powered down or the USB
2406 	 * module got reset through the PSC (vs just being disabled).
2407 	 */
2408 	return 0;
2409 }
2410 
musb_runtime_suspend(struct device * dev)2411 static int musb_runtime_suspend(struct device *dev)
2412 {
2413 	struct musb	*musb = dev_to_musb(dev);
2414 
2415 	musb_save_context(musb);
2416 
2417 	return 0;
2418 }
2419 
musb_runtime_resume(struct device * dev)2420 static int musb_runtime_resume(struct device *dev)
2421 {
2422 	struct musb	*musb = dev_to_musb(dev);
2423 	static int	first = 1;
2424 
2425 	/*
2426 	 * When pm_runtime_get_sync called for the first time in driver
2427 	 * init,  some of the structure is still not initialized which is
2428 	 * used in restore function. But clock needs to be
2429 	 * enabled before any register access, so
2430 	 * pm_runtime_get_sync has to be called.
2431 	 * Also context restore without save does not make
2432 	 * any sense
2433 	 */
2434 	if (!first)
2435 		musb_restore_context(musb);
2436 	first = 0;
2437 
2438 	return 0;
2439 }
2440 
2441 static const struct dev_pm_ops musb_dev_pm_ops = {
2442 	.suspend	= musb_suspend,
2443 	.resume_noirq	= musb_resume_noirq,
2444 	.runtime_suspend = musb_runtime_suspend,
2445 	.runtime_resume = musb_runtime_resume,
2446 };
2447 
2448 #define MUSB_DEV_PM_OPS (&musb_dev_pm_ops)
2449 #else
2450 #define	MUSB_DEV_PM_OPS	NULL
2451 #endif
2452 
2453 static struct platform_driver musb_driver = {
2454 	.driver = {
2455 		.name		= (char *)musb_driver_name,
2456 		.bus		= &platform_bus_type,
2457 		.owner		= THIS_MODULE,
2458 		.pm		= MUSB_DEV_PM_OPS,
2459 	},
2460 	.probe		= musb_probe,
2461 	.remove		= __devexit_p(musb_remove),
2462 	.shutdown	= musb_shutdown,
2463 };
2464 
2465 /*-------------------------------------------------------------------------*/
2466 
musb_init(void)2467 static int __init musb_init(void)
2468 {
2469 	if (usb_disabled())
2470 		return 0;
2471 
2472 	pr_info("%s: version " MUSB_VERSION ", "
2473 		"?dma?"
2474 		", "
2475 		"otg (peripheral+host)",
2476 		musb_driver_name);
2477 	return platform_driver_register(&musb_driver);
2478 }
2479 module_init(musb_init);
2480 
musb_cleanup(void)2481 static void __exit musb_cleanup(void)
2482 {
2483 	platform_driver_unregister(&musb_driver);
2484 }
2485 module_exit(musb_cleanup);
2486 #endif
2487