Home
last modified time | relevance | path

Searched defs:mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h569 #define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX macro
H A Ddcn_2_0_0_offset.h207 #define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX macro
H A Ddcn_3_0_0_offset.h189 #define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h769 #define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX macro