Home
last modified time | relevance | path

Searched defs:mmCP_HQD_HQ_CONTROL1_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2896 #define mmCP_HQD_HQ_CONTROL1_BASE_IDX … macro
H A Dgc_9_2_1_offset.h3080 #define mmCP_HQD_HQ_CONTROL1_BASE_IDX … macro
H A Dgc_9_1_offset.h3124 #define mmCP_HQD_HQ_CONTROL1_BASE_IDX … macro
H A Dgc_10_1_0_offset.h5378 #define mmCP_HQD_HQ_CONTROL1_BASE_IDX … macro
H A Dgc_10_3_0_offset.h5013 #define mmCP_HQD_HQ_CONTROL1_BASE_IDX … macro