Home
last modified time | relevance | path

Searched defs:_pname (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/clk/pistachio/
H A Dclk.h19 #define GATE(_id, _name, _pname, _reg, _shift) \ argument
59 #define DIV(_id, _name, _pname, _reg, _width) \ argument
69 #define DIV_F(_id, _name, _pname, _reg, _width, _div_flags) \ argument
86 #define FIXED_FACTOR(_id, _name, _pname, _div) \ argument
119 #define PLL(_id, _name, _pname, _type, _reg, _rates) \ argument
130 #define PLL_FIXED(_id, _name, _pname, _type, _reg) \ argument
/openbmc/linux/drivers/clk/meson/
H A Dclk-regmap.h117 #define __MESON_PCLK(_name, _reg, _bit, _ops, _pname) \ argument
132 #define MESON_PCLK(_name, _reg, _bit, _pname) \ argument
135 #define MESON_PCLK_RO(_name, _reg, _bit, _pname) \ argument
H A Daxg-audio.c26 #define AUD_GATE(_name, _reg, _bit, _pname, _iflags) { \ argument
56 #define AUD_DIV(_name, _reg, _shift, _width, _dflags, _pname, _iflags) { \ argument
86 _hi_shift, _hi_width, _pname, _iflags) { \ argument
109 _pname, _iflags) { \ argument
136 #define AUD_PHASE(_name, _reg, _width, _shift, _pname, _iflags) { \ argument
153 #define AUD_SCLK_WS(_name, _reg, _width, _shift_ph, _shift_ws, _pname, \ argument
/openbmc/linux/drivers/clk/baikal-t1/
H A Dclk-ccu-div.c57 #define CCU_DIV_VAR_INFO(_id, _name, _pname, _base, _width, _flags, _features) \ argument
69 #define CCU_DIV_GATE_INFO(_id, _name, _pname, _base, _divider) \ argument
79 #define CCU_DIV_BUF_INFO(_id, _name, _pname, _base, _flags) \ argument
89 #define CCU_DIV_FIXED_INFO(_id, _name, _pname, _divider) \ argument
H A Dclk-ccu-pll.c35 #define CCU_PLL_INFO(_id, _name, _pname, _base, _flags, _features) \ argument
/openbmc/linux/drivers/regulator/
H A Dtps6586x-regulator.c157 #define TPS6586X_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
164 #define TPS6586X_LDO_LINEAR(_id, _pname, n_volt, min_uv, uv_step, vreg, \ argument
172 #define TPS6586X_FIXED_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
179 #define TPS6586X_DVM(_id, _pname, n_volt, min_uv, uv_step, vreg, shift, \ argument
/openbmc/linux/drivers/clk/x86/
H A Dclk-cgu.h146 #define LGM_DDIV(_id, _name, _pname, _flags, _reg, \ argument
219 #define LGM_DIV(_id, _name, _pname, _f, _reg, _shift, _width, \ argument
241 #define LGM_GATE(_id, _name, _pname, _f, _reg, \ argument
259 #define LGM_FIXED(_id, _name, _pname, _f, _reg, \ argument
279 #define LGM_FIXED_FACTOR(_id, _name, _pname, _f, _reg, \ argument
/openbmc/linux/drivers/clk/
H A Dclk-loongson1.c177 #define LS1X_CLK_DIV(_name, _pname, _offset, _shift, _width, \ argument
/openbmc/linux/drivers/ufs/core/
H A Dufs-sysfs.c1011 #define UFS_STRING_DESCRIPTOR(_name, _pname) \ argument
1247 #define UFS_LUN_DESC_PARAM(_pname, _puname, _duname, _size) \ argument
/openbmc/linux/drivers/clk/samsung/
H A Dclk.h259 #define __PLL(_typ, _id, _name, _pname, _flags, _lock, _con, _rtable) \ argument
271 #define PLL(_typ, _id, _name, _pname, _lock, _con, _rtable) \ argument
/openbmc/linux/drivers/clk/ralink/
H A Dclk-mt7621.c62 #define GATE(_id, _name, _pname, _shift) \ argument