xref: /openbmc/qemu/include/hw/watchdog/wdt_aspeed.h (revision 8db36a4f)
1 /*
2  * ASPEED Watchdog Controller
3  *
4  * Copyright (C) 2016-2017 IBM Corp.
5  *
6  * This code is licensed under the GPL version 2 or later. See the
7  * COPYING file in the top-level directory.
8  */
9 
10 #ifndef WDT_ASPEED_H
11 #define WDT_ASPEED_H
12 
13 #include "hw/misc/aspeed_scu.h"
14 #include "hw/sysbus.h"
15 #include "qom/object.h"
16 
17 #define TYPE_ASPEED_WDT "aspeed.wdt"
18 OBJECT_DECLARE_TYPE(AspeedWDTState, AspeedWDTClass, ASPEED_WDT)
19 #define TYPE_ASPEED_2400_WDT TYPE_ASPEED_WDT "-ast2400"
20 #define TYPE_ASPEED_2500_WDT TYPE_ASPEED_WDT "-ast2500"
21 #define TYPE_ASPEED_2600_WDT TYPE_ASPEED_WDT "-ast2600"
22 #define TYPE_ASPEED_2700_WDT TYPE_ASPEED_WDT "-ast2700"
23 #define TYPE_ASPEED_1030_WDT TYPE_ASPEED_WDT "-ast1030"
24 
25 #define ASPEED_WDT_REGS_MAX        (0x80 / 4)
26 
27 struct AspeedWDTState {
28     /*< private >*/
29     SysBusDevice parent_obj;
30     QEMUTimer *timer;
31 
32     /*< public >*/
33     MemoryRegion iomem;
34     uint32_t regs[ASPEED_WDT_REGS_MAX];
35 
36     AspeedSCUState *scu;
37     uint32_t pclk_freq;
38 };
39 
40 
41 struct AspeedWDTClass {
42     SysBusDeviceClass parent_class;
43 
44     uint32_t iosize;
45     uint32_t ext_pulse_width_mask;
46     uint32_t reset_ctrl_reg;
47     void (*reset_pulse)(AspeedWDTState *s, uint32_t property);
48     void (*wdt_reload)(AspeedWDTState *s);
49     uint64_t (*sanitize_ctrl)(uint64_t data);
50     uint32_t default_status;
51     uint32_t default_reload_value;
52 };
53 
54 #endif /* WDT_ASPEED_H */
55