Home
last modified time | relevance | path

Searched defs:SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h504 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b macro
H A Dsdma1_4_2_2_sh_mask.h506 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
H A Dsdma1_4_2_sh_mask.h502 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_sh_mask.h1638 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b macro
H A Doss_2_0_sh_mask.h1474 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b macro
H A Doss_3_0_1_sh_mask.h2156 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b macro
H A Doss_3_0_sh_mask.h2460 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h3009 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h2715 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
H A Dgc_11_0_3_sh_mask.h2786 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
H A Dgc_10_1_0_sh_mask.h2984 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro
H A Dgc_10_3_0_sh_mask.h3093 #define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT macro