Home
last modified time | relevance | path

Searched defs:ENABLE_MEM_PWR_CTRL (Results 1 – 20 of 20) sorted by relevance

/openbmc/linux/sound/soc/amd/include/
H A Dacp_2_2_enum.h1055 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_8_2_enum.h1055 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Dgmc_8_1_enum.h1185 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_8_0_enum.h1055 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Dsmu_7_1_2_enum.h1233 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Dsmu_7_1_3_enum.h1269 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_5_1_enum.h1055 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Dbif_5_0_enum.h1185 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_6_0_enum.h1068 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Duvd_5_0_enum.h1198 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_3_0_1_enum.h1451 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Doss_3_0_enum.h1484 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_enum.h1760 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Ddce_11_0_enum.h5627 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Ddce_11_2_enum.h6265 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_enum.h6795 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
H A Dgfx_8_0_enum.h6845 ENABLE_MEM_PWR_CTRL = 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Dvega10_enum.h204 ENABLE_MEM_PWR_CTRL = 0x00000000, enumerator
H A Dnavi10_enum.h9539 ENABLE_MEM_PWR_CTRL = 0x00000000, enumerator
H A Dsoc21_enum.h10972 ENABLE_MEM_PWR_CTRL = 0x00000000, enumerator