Home
last modified time | relevance | path

Searched defs:DSCC5_DSCC_PPS_CONFIG15__RANGE_MIN_QP0__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h47250 #define DSCC5_DSCC_PPS_CONFIG15__RANGE_MIN_QP0__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h53817 #define DSCC5_DSCC_PPS_CONFIG15__RANGE_MIN_QP0__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h53098 #define DSCC5_DSCC_PPS_CONFIG15__RANGE_MIN_QP0__SHIFT … macro