Home
last modified time | relevance | path

Searched defs:DSCC4_DSCC_PPS_CONFIG16__RANGE_MAX_QP2__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h46729 #define DSCC4_DSCC_PPS_CONFIG16__RANGE_MAX_QP2__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h45959 #define DSCC4_DSCC_PPS_CONFIG16__RANGE_MAX_QP2__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h53296 #define DSCC4_DSCC_PPS_CONFIG16__RANGE_MAX_QP2__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h52590 #define DSCC4_DSCC_PPS_CONFIG16__RANGE_MAX_QP2__SHIFT macro