Home
last modified time | relevance | path

Searched defs:DPG5_DPG_CONTROL__DPG_VRES__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h26721 #define DPG5_DPG_CONTROL__DPG_VRES__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h30070 #define DPG5_DPG_CONTROL__DPG_VRES__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h29157 #define DPG5_DPG_CONTROL__DPG_VRES__SHIFT … macro