Home
last modified time | relevance | path

Searched defs:CSR_MHPMEVENT3 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h195 #define CSR_MHPMEVENT3 0x323 macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h404 #define CSR_MHPMEVENT3 0x323 macro