Home
last modified time | relevance | path

Searched defs:CLK_DIV_PERIL0_VAL (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/board/samsung/trats/
H A Dsetup.h209 #define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \ macro
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos4_setup.h254 #define CLK_DIV_PERIL0_VAL ((UART4_RATIO << 16) \ macro