Home
last modified time | relevance | path

Searched defs:CACHE_LINE_SIZE (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/arch/arm/mm/
H A Dcache-v6.S18 #define CACHE_LINE_SIZE 32 macro
H A Dcache-xsc3l2.c15 #define CACHE_LINE_SIZE 32 macro
H A Dcache-tauros2.c64 #define CACHE_LINE_SIZE 32 macro
H A Dcache-feroceon-l2.c134 #define CACHE_LINE_SIZE 32 macro
H A Dcache-l2x0.c37 #define CACHE_LINE_SIZE 32 macro
/openbmc/u-boot/arch/powerpc/cpu/mpc86xx/
H A Dcache.S11 # define CACHE_LINE_SIZE L1_CACHE_BYTES macro
/openbmc/linux/arch/m68k/include/asm/
H A Dm53xxacr.h65 #define CACHE_LINE_SIZE 16 /* 16 byte line size */ macro
H A Dm54xxacr.h65 #define CACHE_LINE_SIZE 0x0010 /* 16 bytes */ macro
/openbmc/u-boot/arch/nds32/lib/
H A Dcache.c30 static inline unsigned long CACHE_LINE_SIZE(enum cache_t cache) in CACHE_LINE_SIZE() function
/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_hw_training.h89 #define CACHE_LINE_SIZE 0x20 macro