/* * Generic Loongson-3 Platform support * * Copyright (c) 2018-2020 Huacai Chen (chenhc@lemote.com) * Copyright (c) 2018-2020 Jiaxun Yang * * This program is free software: you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation, either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program. If not, see . */ /* * Generic virtualized PC Platform based on Loongson-3 CPU (MIPS64R2 with * extensions, 800~2000MHz) */ #include "qemu/osdep.h" #include "qemu/units.h" #include "qemu/cutils.h" #include "qemu/datadir.h" #include "qapi/error.h" #include "elf.h" #include "hw/char/serial.h" #include "hw/intc/loongson_liointc.h" #include "hw/mips/mips.h" #include "hw/mips/fw_cfg.h" #include "hw/mips/loongson3_bootp.h" #include "hw/misc/unimp.h" #include "hw/intc/i8259.h" #include "hw/intc/loongson_ipi.h" #include "hw/loader.h" #include "hw/isa/superio.h" #include "hw/pci/msi.h" #include "hw/pci/pci.h" #include "hw/pci/pci_host.h" #include "hw/pci-host/gpex.h" #include "hw/usb.h" #include "net/net.h" #include "sysemu/kvm.h" #include "sysemu/qtest.h" #include "sysemu/reset.h" #include "sysemu/runstate.h" #include "qemu/error-report.h" #define PM_CNTL_MODE 0x10 #define LOONGSON_MAX_VCPUS 16 /* * Loongson-3's virtual machine BIOS can be obtained here: * 1, https://github.com/loongson-community/firmware-nonfree * 2, http://dev.lemote.com:8000/files/firmware/UEFI/KVM/bios_loongson3.bin */ #define LOONGSON3_BIOSNAME "bios_loongson3.bin" #define UART_IRQ 0 #define RTC_IRQ 1 #define PCIE_IRQ_BASE 2 const MemMapEntry virt_memmap[] = { [VIRT_LOWMEM] = { 0x00000000, 0x10000000 }, [VIRT_PM] = { 0x10080000, 0x100 }, [VIRT_FW_CFG] = { 0x10080100, 0x100 }, [VIRT_RTC] = { 0x10081000, 0x1000 }, [VIRT_PCIE_PIO] = { 0x18000000, 0x80000 }, [VIRT_PCIE_ECAM] = { 0x1a000000, 0x2000000 }, [VIRT_BIOS_ROM] = { 0x1fc00000, 0x200000 }, [VIRT_UART] = { 0x1fe001e0, 0x8 }, [VIRT_IPI] = { 0x3ff01000, 0x400 }, [VIRT_LIOINTC] = { 0x3ff01400, 0x64 }, [VIRT_PCIE_MMIO] = { 0x40000000, 0x40000000 }, [VIRT_HIGHMEM] = { 0x80000000, 0x0 }, /* Variable */ }; static const MemMapEntry loader_memmap[] = { [LOADER_KERNEL] = { 0x00000000, 0x4000000 }, [LOADER_INITRD] = { 0x04000000, 0x0 }, /* Variable */ [LOADER_CMDLINE] = { 0x0ff00000, 0x100000 }, }; static const MemMapEntry loader_rommap[] = { [LOADER_BOOTROM] = { 0x1fc00000, 0x1000 }, [LOADER_PARAM] = { 0x1fc01000, 0x10000 }, }; struct LoongsonMachineState { MachineState parent_obj; MemoryRegion *pio_alias; MemoryRegion *mmio_alias; MemoryRegion *ecam_alias; }; typedef struct LoongsonMachineState LoongsonMachineState; #define TYPE_LOONGSON_MACHINE MACHINE_TYPE_NAME("loongson3-virt") DECLARE_INSTANCE_CHECKER(LoongsonMachineState, LOONGSON_MACHINE, TYPE_LOONGSON_MACHINE) static struct _loaderparams { uint64_t cpu_freq; uint64_t ram_size; const char *kernel_cmdline; const char *kernel_filename; const char *initrd_filename; uint64_t kernel_entry; uint64_t a0, a1, a2; } loaderparams; static uint64_t loongson3_pm_read(void *opaque, hwaddr addr, unsigned size) { return 0; } static void loongson3_pm_write(void *opaque, hwaddr addr, uint64_t val, unsigned size) { if (addr != PM_CNTL_MODE) { return; } switch (val) { case 0x00: qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET); return; case 0x01: qemu_system_suspend_request(); return; case 0xff: qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN); return; default: return; } } static const MemoryRegionOps loongson3_pm_ops = { .read = loongson3_pm_read, .write = loongson3_pm_write, .endianness = DEVICE_NATIVE_ENDIAN, .valid = { .min_access_size = 1, .max_access_size = 1 } }; #define DEF_LOONGSON3_FREQ (800 * 1000 * 1000) static uint64_t get_cpu_freq_hz(void) { #ifdef CONFIG_KVM int ret; uint64_t freq; struct kvm_one_reg freq_reg = { .id = KVM_REG_MIPS_COUNT_HZ, .addr = (uintptr_t)(&freq) }; if (kvm_enabled()) { ret = kvm_vcpu_ioctl(first_cpu, KVM_GET_ONE_REG, &freq_reg); if (ret >= 0) { return freq * 2; } } #endif return DEF_LOONGSON3_FREQ; } static void init_boot_param(void) { static void *p; struct boot_params *bp; p = g_malloc0(loader_rommap[LOADER_PARAM].size); bp = p; bp->efi.smbios.vers = cpu_to_le16(1); init_reset_system(&(bp->reset_system)); p += ROUND_UP(sizeof(struct boot_params), 64); init_loongson_params(&(bp->efi.smbios.lp), p, loaderparams.cpu_freq, loaderparams.ram_size); rom_add_blob_fixed("params_rom", bp, loader_rommap[LOADER_PARAM].size, loader_rommap[LOADER_PARAM].base); g_free(bp); loaderparams.a2 = cpu_mips_phys_to_kseg0(NULL, loader_rommap[LOADER_PARAM].base); } static void init_boot_rom(void) { const unsigned int boot_code[] = { 0x40086000, /* mfc0 t0, CP0_STATUS */ 0x240900E4, /* li t1, 0xe4 #set kx, sx, ux, erl */ 0x01094025, /* or t0, t0, t1 */ 0x3C090040, /* lui t1, 0x40 #set bev */ 0x01094025, /* or t0, t0, t1 */ 0x40886000, /* mtc0 t0, CP0_STATUS */ 0x00000000, 0x40806800, /* mtc0 zero, CP0_CAUSE */ 0x00000000, 0x400A7801, /* mfc0 t2, $15, 1 */ 0x314A00FF, /* andi t2, 0x0ff */ 0x3C089000, /* dli t0, 0x900000003ff01000 */ 0x00084438, 0x35083FF0, 0x00084438, 0x35081000, 0x314B0003, /* andi t3, t2, 0x3 #local cpuid */ 0x000B5A00, /* sll t3, 8 */ 0x010B4025, /* or t0, t0, t3 */ 0x314C000C, /* andi t4, t2, 0xc #node id */ 0x000C62BC, /* dsll t4, 42 */ 0x010C4025, /* or t0, t0, t4 */ /* WaitForInit: */ 0xDD020020, /* ld v0, FN_OFF(t0) #FN_OFF 0x020 */ 0x1040FFFE, /* beqz v0, WaitForInit */ 0x00000000, /* nop */ 0xDD1D0028, /* ld sp, SP_OFF(t0) #FN_OFF 0x028 */ 0xDD1C0030, /* ld gp, GP_OFF(t0) #FN_OFF 0x030 */ 0xDD050038, /* ld a1, A1_OFF(t0) #FN_OFF 0x038 */ 0x00400008, /* jr v0 #byebye */ 0x00000000, /* nop */ 0x1000FFFF, /* 1: b 1b */ 0x00000000, /* nop */ /* Reset */ 0x3C0C9000, /* dli t0, 0x9000000010080010 */ 0x358C0000, 0x000C6438, 0x358C1008, 0x000C6438, 0x358C0010, 0x240D0000, /* li t1, 0x00 */ 0xA18D0000, /* sb t1, (t0) */ 0x1000FFFF, /* 1: b 1b */ 0x00000000, /* nop */ /* Shutdown */ 0x3C0C9000, /* dli t0, 0x9000000010080010 */ 0x358C0000, 0x000C6438, 0x358C1008, 0x000C6438, 0x358C0010, 0x240D00FF, /* li t1, 0xff */ 0xA18D0000, /* sb t1, (t0) */ 0x1000FFFF, /* 1: b 1b */ 0x00000000, /* nop */ /* Suspend */ 0x3C0C9000, /* dli t0, 0x9000000010080010 */ 0x358C0000, 0x000C6438, 0x358C1008, 0x000C6438, 0x358C0010, 0x240D0001, /* li t1, 0x01 */ 0xA18D0000, /* sb t1, (t0) */ 0x03e00008, /* jr ra */ 0x00000000 /* nop */ }; rom_add_blob_fixed("boot_rom", boot_code, sizeof(boot_code), loader_rommap[LOADER_BOOTROM].base); } static void fw_cfg_boot_set(void *opaque, const char *boot_device, Error **errp) { fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]); } static void fw_conf_init(unsigned long ram_size) { static const uint8_t suspend[6] = {128, 0, 0, 129, 128, 128}; FWCfgState *fw_cfg; hwaddr cfg_addr = virt_memmap[VIRT_FW_CFG].base; fw_cfg = fw_cfg_init_mem_wide(cfg_addr, cfg_addr + 8, 8, 0, NULL); fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)current_machine->smp.cpus); fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)current_machine->smp.max_cpus); fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); fw_cfg_add_i32(fw_cfg, FW_CFG_MACHINE_VERSION, 1); fw_cfg_add_i64(fw_cfg, FW_CFG_CPU_FREQ, get_cpu_freq_hz()); fw_cfg_add_file(fw_cfg, "etc/system-states", g_memdup2(suspend, sizeof(suspend)), sizeof(suspend)); qemu_register_boot_set(fw_cfg_boot_set, fw_cfg); } static int set_prom_cmdline(ram_addr_t initrd_offset, long initrd_size) { int ret = 0; void *cmdline_buf; hwaddr cmdline_vaddr; unsigned int *parg_env; /* Allocate cmdline_buf for command line. */ cmdline_buf = g_malloc0(loader_memmap[LOADER_CMDLINE].size); cmdline_vaddr = cpu_mips_phys_to_kseg0(NULL, loader_memmap[LOADER_CMDLINE].base); /* * Layout of cmdline_buf looks like this: * argv[0], argv[1], 0, env[0], env[1], ... env[i], 0, * argv[0]'s data, argv[1]'s data, env[0]'data, ..., env[i]'s data, 0 */ parg_env = (void *)cmdline_buf; ret = (3 + 1) * 4; *parg_env++ = cmdline_vaddr + ret; ret += (1 + snprintf(cmdline_buf + ret, 256 - ret, "g")); /* argv1 */ *parg_env++ = cmdline_vaddr + ret; if (initrd_size > 0) ret += (1 + snprintf(cmdline_buf + ret, 256 - ret, "rd_start=0x" TARGET_FMT_lx " rd_size=%li %s", cpu_mips_phys_to_kseg0(NULL, initrd_offset), initrd_size, loaderparams.kernel_cmdline)); else ret += (1 + snprintf(cmdline_buf + ret, 256 - ret, "%s", loaderparams.kernel_cmdline)); /* argv2 */ *parg_env++ = cmdline_vaddr + 4 * ret; rom_add_blob_fixed("cmdline", cmdline_buf, loader_memmap[LOADER_CMDLINE].size, loader_memmap[LOADER_CMDLINE].base); g_free(cmdline_buf); loaderparams.a0 = 2; loaderparams.a1 = cmdline_vaddr; return 0; } static uint64_t load_kernel(CPUMIPSState *env) { long kernel_size; ram_addr_t initrd_offset; uint64_t kernel_entry, kernel_low, kernel_high, initrd_size; kernel_size = load_elf(loaderparams.kernel_filename, NULL, cpu_mips_kseg0_to_phys, NULL, &kernel_entry, &kernel_low, &kernel_high, NULL, 0, EM_MIPS, 1, 0); if (kernel_size < 0) { error_report("could not load kernel '%s': %s", loaderparams.kernel_filename, load_elf_strerror(kernel_size)); exit(1); } /* load initrd */ initrd_size = 0; initrd_offset = 0; if (loaderparams.initrd_filename) { initrd_size = get_image_size(loaderparams.initrd_filename); if (initrd_size > 0) { initrd_offset = MAX(loader_memmap[LOADER_INITRD].base, ROUND_UP(kernel_high, INITRD_PAGE_SIZE)); if (initrd_offset + initrd_size > loaderparams.ram_size) { error_report("memory too small for initial ram disk '%s'", loaderparams.initrd_filename); exit(1); } initrd_size = load_image_targphys(loaderparams.initrd_filename, initrd_offset, loaderparams.ram_size - initrd_offset); } if (initrd_size == (target_ulong) -1) { error_report("could not load initial ram disk '%s'", loaderparams.initrd_filename); exit(1); } } /* Setup prom cmdline. */ set_prom_cmdline(initrd_offset, initrd_size); return kernel_entry; } static void main_cpu_reset(void *opaque) { MIPSCPU *cpu = opaque; CPUMIPSState *env = &cpu->env; cpu_reset(CPU(cpu)); /* Loongson-3 reset stuff */ if (loaderparams.kernel_filename) { if (cpu == MIPS_CPU(first_cpu)) { env->active_tc.gpr[4] = loaderparams.a0; env->active_tc.gpr[5] = loaderparams.a1; env->active_tc.gpr[6] = loaderparams.a2; env->active_tc.PC = loaderparams.kernel_entry; } env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL)); } } static inline void loongson3_virt_devices_init(MachineState *machine, DeviceState *pic) { int i; qemu_irq irq; PCIBus *pci_bus; DeviceState *dev; MemoryRegion *mmio_reg, *ecam_reg; MachineClass *mc = MACHINE_GET_CLASS(machine); LoongsonMachineState *s = LOONGSON_MACHINE(machine); dev = qdev_new(TYPE_GPEX_HOST); sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal); pci_bus = PCI_HOST_BRIDGE(dev)->bus; s->ecam_alias = g_new0(MemoryRegion, 1); ecam_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0); memory_region_init_alias(s->ecam_alias, OBJECT(dev), "pcie-ecam", ecam_reg, 0, virt_memmap[VIRT_PCIE_ECAM].size); memory_region_add_subregion(get_system_memory(), virt_memmap[VIRT_PCIE_ECAM].base, s->ecam_alias); s->mmio_alias = g_new0(MemoryRegion, 1); mmio_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 1); memory_region_init_alias(s->mmio_alias, OBJECT(dev), "pcie-mmio", mmio_reg, virt_memmap[VIRT_PCIE_MMIO].base, virt_memmap[VIRT_PCIE_MMIO].size); memory_region_add_subregion(get_system_memory(), virt_memmap[VIRT_PCIE_MMIO].base, s->mmio_alias); s->pio_alias = g_new0(MemoryRegion, 1); memory_region_init_alias(s->pio_alias, OBJECT(dev), "pcie-pio", get_system_io(), 0, virt_memmap[VIRT_PCIE_PIO].size); memory_region_add_subregion(get_system_memory(), virt_memmap[VIRT_PCIE_PIO].base, s->pio_alias); sysbus_mmio_map(SYS_BUS_DEVICE(dev), 2, virt_memmap[VIRT_PCIE_PIO].base); for (i = 0; i < GPEX_NUM_IRQS; i++) { irq = qdev_get_gpio_in(pic, PCIE_IRQ_BASE + i); sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, irq); gpex_set_irq_num(GPEX_HOST(dev), i, PCIE_IRQ_BASE + i); } msi_nonbroken = true; pci_vga_init(pci_bus); if (defaults_enabled() && object_class_by_name("pci-ohci")) { USBBus *usb_bus; pci_create_simple(pci_bus, -1, "pci-ohci"); usb_bus = USB_BUS(object_resolve_type_unambiguous(TYPE_USB_BUS, &error_abort)); usb_create_simple(usb_bus, "usb-kbd"); usb_create_simple(usb_bus, "usb-tablet"); } pci_init_nic_devices(pci_bus, mc->default_nic); } static void mips_loongson3_virt_init(MachineState *machine) { int i; long bios_size; MIPSCPU *cpu; Clock *cpuclk; CPUMIPSState *env; DeviceState *liointc; DeviceState *ipi = NULL; char *filename; const char *kernel_cmdline = machine->kernel_cmdline; const char *kernel_filename = machine->kernel_filename; const char *initrd_filename = machine->initrd_filename; ram_addr_t ram_size = machine->ram_size; MemoryRegion *address_space_mem = get_system_memory(); MemoryRegion *ram = g_new(MemoryRegion, 1); MemoryRegion *bios = g_new(MemoryRegion, 1); MemoryRegion *iomem = g_new(MemoryRegion, 1); MemoryRegion *iocsr = g_new(MemoryRegion, 1); /* TODO: TCG will support all CPU types */ if (!kvm_enabled()) { if (!machine->cpu_type) { machine->cpu_type = MIPS_CPU_TYPE_NAME("Loongson-3A1000"); } if (!cpu_type_supports_isa(machine->cpu_type, INSN_LOONGSON3A)) { error_report("Loongson-3/TCG needs a Loongson-3 series cpu"); exit(1); } } else { if (!machine->cpu_type) { machine->cpu_type = MIPS_CPU_TYPE_NAME("Loongson-3A4000"); } if (!strstr(machine->cpu_type, "Loongson-3A4000")) { error_report("Loongson-3/KVM needs cpu type Loongson-3A4000"); exit(1); } } if (ram_size < 512 * MiB) { error_report("Loongson-3 machine needs at least 512MB memory"); exit(1); } /* * The whole MMIO range among configure registers doesn't generate * exception when accessing invalid memory. Create some unimplememted * devices to emulate this feature. */ create_unimplemented_device("mmio fallback 0", 0x10000000, 256 * MiB); create_unimplemented_device("mmio fallback 1", 0x30000000, 256 * MiB); memory_region_init(iocsr, OBJECT(machine), "loongson3.iocsr", UINT32_MAX); /* IPI controller is in kernel for KVM */ if (!kvm_enabled()) { ipi = qdev_new(TYPE_LOONGSON_IPI); qdev_prop_set_uint32(ipi, "num-cpu", machine->smp.cpus); sysbus_realize_and_unref(SYS_BUS_DEVICE(ipi), &error_fatal); memory_region_add_subregion(iocsr, SMP_IPI_MAILBOX, sysbus_mmio_get_region(SYS_BUS_DEVICE(ipi), 0)); memory_region_add_subregion(iocsr, MAIL_SEND_ADDR, sysbus_mmio_get_region(SYS_BUS_DEVICE(ipi), 1)); } liointc = qdev_new("loongson.liointc"); sysbus_realize_and_unref(SYS_BUS_DEVICE(liointc), &error_fatal); sysbus_mmio_map(SYS_BUS_DEVICE(liointc), 0, virt_memmap[VIRT_LIOINTC].base); serial_mm_init(address_space_mem, virt_memmap[VIRT_UART].base, 0, qdev_get_gpio_in(liointc, UART_IRQ), 115200, serial_hd(0), DEVICE_NATIVE_ENDIAN); sysbus_create_simple("goldfish_rtc", virt_memmap[VIRT_RTC].base, qdev_get_gpio_in(liointc, RTC_IRQ)); cpuclk = clock_new(OBJECT(machine), "cpu-refclk"); clock_set_hz(cpuclk, DEF_LOONGSON3_FREQ); for (i = 0; i < machine->smp.cpus; i++) { int node = i / LOONGSON3_CORE_PER_NODE; int core = i % LOONGSON3_CORE_PER_NODE; int ip; /* init CPUs */ cpu = mips_cpu_create_with_clock(machine->cpu_type, cpuclk); /* Init internal devices */ cpu_mips_irq_init_cpu(cpu); cpu_mips_clock_init(cpu); qemu_register_reset(main_cpu_reset, cpu); if (ipi) { hwaddr base = ((hwaddr)node << 44) + virt_memmap[VIRT_IPI].base; base += core * 0x100; qdev_connect_gpio_out(ipi, i, cpu->env.irq[6]); sysbus_mmio_map(SYS_BUS_DEVICE(ipi), i + 2, base); } if (ase_lcsr_available(&MIPS_CPU(cpu)->env)) { MemoryRegion *core_iocsr = g_new(MemoryRegion, 1); g_autofree char *name = g_strdup_printf("core%d_iocsr", i); memory_region_init_alias(core_iocsr, OBJECT(cpu), name, iocsr, 0, UINT32_MAX); memory_region_add_subregion(&MIPS_CPU(cpu)->env.iocsr.mr, 0, core_iocsr); } if (node > 0) { continue; /* Only node-0 can be connected to LIOINTC */ } for (ip = 0; ip < 4 ; ip++) { int pin = core * LOONGSON3_CORE_PER_NODE + ip; sysbus_connect_irq(SYS_BUS_DEVICE(liointc), pin, cpu->env.irq[ip + 2]); } } env = &MIPS_CPU(first_cpu)->env; /* Allocate RAM/BIOS, 0x00000000~0x10000000 is alias of 0x80000000~0x90000000 */ memory_region_init_rom(bios, NULL, "loongson3.bios", virt_memmap[VIRT_BIOS_ROM].size, &error_fatal); memory_region_init_alias(ram, NULL, "loongson3.lowmem", machine->ram, 0, virt_memmap[VIRT_LOWMEM].size); memory_region_init_io(iomem, NULL, &loongson3_pm_ops, NULL, "loongson3_pm", virt_memmap[VIRT_PM].size); qemu_register_wakeup_support(); memory_region_add_subregion(address_space_mem, virt_memmap[VIRT_LOWMEM].base, ram); memory_region_add_subregion(address_space_mem, virt_memmap[VIRT_BIOS_ROM].base, bios); memory_region_add_subregion(address_space_mem, virt_memmap[VIRT_HIGHMEM].base, machine->ram); memory_region_add_subregion(address_space_mem, virt_memmap[VIRT_PM].base, iomem); /* * We do not support flash operation, just loading bios.bin as raw BIOS. * Please use -L to set the BIOS path and -bios to set bios name. */ if (kernel_filename) { loaderparams.cpu_freq = get_cpu_freq_hz(); loaderparams.ram_size = ram_size; loaderparams.kernel_filename = kernel_filename; loaderparams.kernel_cmdline = kernel_cmdline; loaderparams.initrd_filename = initrd_filename; loaderparams.kernel_entry = load_kernel(env); init_boot_rom(); init_boot_param(); } else { filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, machine->firmware ?: LOONGSON3_BIOSNAME); if (filename) { bios_size = load_image_targphys(filename, virt_memmap[VIRT_BIOS_ROM].base, virt_memmap[VIRT_BIOS_ROM].size); g_free(filename); } else { bios_size = -1; } if ((bios_size < 0 || bios_size > virt_memmap[VIRT_BIOS_ROM].size) && !kernel_filename && !qtest_enabled()) { error_report("Could not load MIPS bios '%s'", machine->firmware); exit(1); } fw_conf_init(ram_size); } loongson3_virt_devices_init(machine, liointc); } static void loongson3v_machine_class_init(ObjectClass *oc, void *data) { MachineClass *mc = MACHINE_CLASS(oc); mc->desc = "Loongson-3 Virtualization Platform"; mc->init = mips_loongson3_virt_init; mc->block_default_type = IF_IDE; mc->max_cpus = LOONGSON_MAX_VCPUS; mc->default_ram_id = "loongson3.highram"; mc->default_ram_size = 1600 * MiB; mc->minimum_page_bits = 14; mc->default_nic = "virtio-net-pci"; } static const TypeInfo loongson3_machine_types[] = { { .name = TYPE_LOONGSON_MACHINE, .parent = TYPE_MACHINE, .instance_size = sizeof(LoongsonMachineState), .class_init = loongson3v_machine_class_init, } }; DEFINE_TYPES(loongson3_machine_types)