Lines Matching +full:0 +full:x0001
65 #define MDIO_PMA_LASI_RXCTRL 0x9000 /* RX_ALARM control */
66 #define MDIO_PMA_LASI_TXCTRL 0x9001 /* TX_ALARM control */
67 #define MDIO_PMA_LASI_CTRL 0x9002 /* LASI control */
68 #define MDIO_PMA_LASI_RXSTAT 0x9003 /* RX_ALARM status */
69 #define MDIO_PMA_LASI_TXSTAT 0x9004 /* TX_ALARM status */
70 #define MDIO_PMA_LASI_STAT 0x9005 /* LASI status */
76 #define MDIO_CTRL1_SPEEDSEL (MDIO_CTRL1_SPEEDSELEXT | 0x003c)
80 #define MDIO_PMA_CTRL1_LOOPBACK 0x0001
87 #define MDIO_AN_CTRL1_XNP 0x2000 /* Enable extended next page */
88 #define MDIO_PCS_CTRL1_CLKSTOP_EN 0x400 /* Stop the clock during LPI */
91 #define MDIO_CTRL1_SPEED10G (MDIO_CTRL1_SPEEDSELEXT | 0x00)
93 #define MDIO_CTRL1_SPEED10P2B (MDIO_CTRL1_SPEEDSELEXT | 0x04)
96 #define MDIO_STAT1_LPOWERABLE 0x0002 /* Low-power ability */
98 #define MDIO_STAT1_FAULT 0x0080 /* Fault */
99 #define MDIO_AN_STAT1_LPABLE 0x0001 /* Link partner AN ability */
103 #define MDIO_AN_STAT1_PAGE 0x0040 /* Page received */
104 #define MDIO_AN_STAT1_XNP 0x0080 /* Extended next page status */
107 #define MDIO_SPEED_10G 0x0001 /* 10G capable */
108 #define MDIO_PMA_SPEED_2B 0x0002 /* 2BASE-TL capable */
109 #define MDIO_PMA_SPEED_10P 0x0004 /* 10PASS-TS capable */
110 #define MDIO_PMA_SPEED_1000 0x0010 /* 1000M capable */
111 #define MDIO_PMA_SPEED_100 0x0020 /* 100M capable */
112 #define MDIO_PMA_SPEED_10 0x0040 /* 10M capable */
113 #define MDIO_PCS_SPEED_10P2B 0x0002 /* 10PASS-TS/2BASE-TL capable */
136 #define MDIO_PMA_CTRL2_TYPE 0x000f /* PMA/PMD type selection */
137 #define MDIO_PMA_CTRL2_10GBCX4 0x0000 /* 10GBASE-CX4 type */
138 #define MDIO_PMA_CTRL2_10GBEW 0x0001 /* 10GBASE-EW type */
139 #define MDIO_PMA_CTRL2_10GBLW 0x0002 /* 10GBASE-LW type */
140 #define MDIO_PMA_CTRL2_10GBSW 0x0003 /* 10GBASE-SW type */
141 #define MDIO_PMA_CTRL2_10GBLX4 0x0004 /* 10GBASE-LX4 type */
142 #define MDIO_PMA_CTRL2_10GBER 0x0005 /* 10GBASE-ER type */
143 #define MDIO_PMA_CTRL2_10GBLR 0x0006 /* 10GBASE-LR type */
144 #define MDIO_PMA_CTRL2_10GBSR 0x0007 /* 10GBASE-SR type */
145 #define MDIO_PMA_CTRL2_10GBLRM 0x0008 /* 10GBASE-LRM type */
146 #define MDIO_PMA_CTRL2_10GBT 0x0009 /* 10GBASE-T type */
147 #define MDIO_PMA_CTRL2_10GBKX4 0x000a /* 10GBASE-KX4 type */
148 #define MDIO_PMA_CTRL2_10GBKR 0x000b /* 10GBASE-KR type */
149 #define MDIO_PMA_CTRL2_1000BT 0x000c /* 1000BASE-T type */
150 #define MDIO_PMA_CTRL2_1000BKX 0x000d /* 1000BASE-KX type */
151 #define MDIO_PMA_CTRL2_100BTX 0x000e /* 100BASE-TX type */
152 #define MDIO_PMA_CTRL2_10BT 0x000f /* 10BASE-T type */
153 #define MDIO_PCS_CTRL2_TYPE 0x0003 /* PCS type selection */
154 #define MDIO_PCS_CTRL2_10GBR 0x0000 /* 10GBASE-R type */
155 #define MDIO_PCS_CTRL2_10GBX 0x0001 /* 10GBASE-X type */
156 #define MDIO_PCS_CTRL2_10GBW 0x0002 /* 10GBASE-W type */
157 #define MDIO_PCS_CTRL2_10GBT 0x0003 /* 10GBASE-T type */
160 #define MDIO_STAT2_RXFAULT 0x0400 /* Receive fault */
161 #define MDIO_STAT2_TXFAULT 0x0800 /* Transmit fault */
162 #define MDIO_STAT2_DEVPRST 0xc000 /* Device present */
163 #define MDIO_STAT2_DEVPRST_VAL 0x8000 /* Device present value */
164 #define MDIO_PMA_STAT2_LBABLE 0x0001 /* PMA loopback ability */
165 #define MDIO_PMA_STAT2_10GBEW 0x0002 /* 10GBASE-EW ability */
166 #define MDIO_PMA_STAT2_10GBLW 0x0004 /* 10GBASE-LW ability */
167 #define MDIO_PMA_STAT2_10GBSW 0x0008 /* 10GBASE-SW ability */
168 #define MDIO_PMA_STAT2_10GBLX4 0x0010 /* 10GBASE-LX4 ability */
169 #define MDIO_PMA_STAT2_10GBER 0x0020 /* 10GBASE-ER ability */
170 #define MDIO_PMA_STAT2_10GBLR 0x0040 /* 10GBASE-LR ability */
171 #define MDIO_PMA_STAT2_10GBSR 0x0080 /* 10GBASE-SR ability */
172 #define MDIO_PMD_STAT2_TXDISAB 0x0100 /* PMD TX disable ability */
173 #define MDIO_PMA_STAT2_EXTABLE 0x0200 /* Extended abilities */
174 #define MDIO_PMA_STAT2_RXFLTABLE 0x1000 /* Receive fault ability */
175 #define MDIO_PMA_STAT2_TXFLTABLE 0x2000 /* Transmit fault ability */
176 #define MDIO_PCS_STAT2_10GBR 0x0001 /* 10GBASE-R capable */
177 #define MDIO_PCS_STAT2_10GBX 0x0002 /* 10GBASE-X capable */
178 #define MDIO_PCS_STAT2_10GBW 0x0004 /* 10GBASE-W capable */
179 #define MDIO_PCS_STAT2_RXFLTABLE 0x1000 /* Receive fault ability */
180 #define MDIO_PCS_STAT2_TXFLTABLE 0x2000 /* Transmit fault ability */
183 #define MDIO_PMD_TXDIS_GLOBAL 0x0001 /* Global PMD TX disable */
184 #define MDIO_PMD_TXDIS_0 0x0002 /* PMD TX disable 0 */
185 #define MDIO_PMD_TXDIS_1 0x0004 /* PMD TX disable 1 */
186 #define MDIO_PMD_TXDIS_2 0x0008 /* PMD TX disable 2 */
187 #define MDIO_PMD_TXDIS_3 0x0010 /* PMD TX disable 3 */
190 #define MDIO_PMD_RXDET_GLOBAL 0x0001 /* Global PMD RX signal detect */
191 #define MDIO_PMD_RXDET_0 0x0002 /* PMD RX signal detect 0 */
192 #define MDIO_PMD_RXDET_1 0x0004 /* PMD RX signal detect 1 */
193 #define MDIO_PMD_RXDET_2 0x0008 /* PMD RX signal detect 2 */
194 #define MDIO_PMD_RXDET_3 0x0010 /* PMD RX signal detect 3 */
197 #define MDIO_PMA_EXTABLE_10GCX4 0x0001 /* 10GBASE-CX4 ability */
198 #define MDIO_PMA_EXTABLE_10GBLRM 0x0002 /* 10GBASE-LRM ability */
199 #define MDIO_PMA_EXTABLE_10GBT 0x0004 /* 10GBASE-T ability */
200 #define MDIO_PMA_EXTABLE_10GBKX4 0x0008 /* 10GBASE-KX4 ability */
201 #define MDIO_PMA_EXTABLE_10GBKR 0x0010 /* 10GBASE-KR ability */
202 #define MDIO_PMA_EXTABLE_1000BT 0x0020 /* 1000BASE-T ability */
203 #define MDIO_PMA_EXTABLE_1000BKX 0x0040 /* 1000BASE-KX ability */
204 #define MDIO_PMA_EXTABLE_100BTX 0x0080 /* 100BASE-TX ability */
205 #define MDIO_PMA_EXTABLE_10BT 0x0100 /* 10BASE-T ability */
208 #define MDIO_PHYXS_LNSTAT_SYNC0 0x0001
209 #define MDIO_PHYXS_LNSTAT_SYNC1 0x0002
210 #define MDIO_PHYXS_LNSTAT_SYNC2 0x0004
211 #define MDIO_PHYXS_LNSTAT_SYNC3 0x0008
212 #define MDIO_PHYXS_LNSTAT_ALIGN 0x1000
215 #define MDIO_PMA_10GBT_SWAPPOL_ABNX 0x0001 /* Pair A/B uncrossed */
216 #define MDIO_PMA_10GBT_SWAPPOL_CDNX 0x0002 /* Pair C/D uncrossed */
217 #define MDIO_PMA_10GBT_SWAPPOL_AREV 0x0100 /* Pair A polarity reversed */
218 #define MDIO_PMA_10GBT_SWAPPOL_BREV 0x0200 /* Pair B polarity reversed */
219 #define MDIO_PMA_10GBT_SWAPPOL_CREV 0x0400 /* Pair C polarity reversed */
220 #define MDIO_PMA_10GBT_SWAPPOL_DREV 0x0800 /* Pair D polarity reversed */
223 #define MDIO_PMA_10GBT_TXPWR_SHORT 0x0001 /* Short-reach mode */
226 /* Value is SNR margin in dB, clamped to range [-127, 127], plus 0x8000. */
227 #define MDIO_PMA_10GBT_SNR_BIAS 0x8000
231 #define MDIO_PMA_10GBR_FECABLE_ABLE 0x0001 /* FEC ability */
232 #define MDIO_PMA_10GBR_FECABLE_ERRABLE 0x0002 /* FEC error indic. ability */
235 #define MDIO_PCS_10GBRT_STAT1_BLKLK 0x0001 /* Block lock attained */
238 #define MDIO_PCS_10GBRT_STAT2_ERR 0x00ff
239 #define MDIO_PCS_10GBRT_STAT2_BER 0x3f00
242 #define MDIO_AN_10GBT_CTRL_ADV10G 0x1000 /* Advertise 10GBASE-T */
245 #define MDIO_AN_10GBT_STAT_LPTRR 0x0200 /* LP training reset req. */
246 #define MDIO_AN_10GBT_STAT_LPLTABLE 0x0400 /* LP loop timing ability */
247 #define MDIO_AN_10GBT_STAT_LP10G 0x0800 /* LP is 10GBT capable */
248 #define MDIO_AN_10GBT_STAT_REMOK 0x1000 /* Remote OK */
249 #define MDIO_AN_10GBT_STAT_LOCOK 0x2000 /* Local OK */
250 #define MDIO_AN_10GBT_STAT_MS 0x4000 /* Master/slave config */
251 #define MDIO_AN_10GBT_STAT_MSFLT 0x8000 /* Master/slave config fault */
259 #define MDIO_AN_EEE_ADV_100TX 0x0002 /* Advertise 100TX EEE cap */
260 #define MDIO_AN_EEE_ADV_1000T 0x0004 /* Advertise 1000T EEE cap */
268 #define MDIO_EEE_10GT 0x0008 /* 10GT EEE cap */
269 #define MDIO_EEE_1000KX 0x0010 /* 1000KX EEE cap */
270 #define MDIO_EEE_10GKX4 0x0020 /* 10G KX4 EEE cap */
271 #define MDIO_EEE_10GKR 0x0040 /* 10G KR EEE cap */
274 #define MDIO_PMA_LASI_RX_PHYXSLFLT 0x0001 /* PHY XS RX local fault */
275 #define MDIO_PMA_LASI_RX_PCSLFLT 0x0008 /* PCS RX local fault */
276 #define MDIO_PMA_LASI_RX_PMALFLT 0x0010 /* PMA/PMD RX local fault */
277 #define MDIO_PMA_LASI_RX_OPTICPOWERFLT 0x0020 /* RX optical power fault */
278 #define MDIO_PMA_LASI_RX_WISLFLT 0x0200 /* WIS local fault */
281 #define MDIO_PMA_LASI_TX_PHYXSLFLT 0x0001 /* PHY XS TX local fault */
282 #define MDIO_PMA_LASI_TX_PCSLFLT 0x0008 /* PCS TX local fault */
283 #define MDIO_PMA_LASI_TX_PMALFLT 0x0010 /* PMA/PMD TX local fault */
284 #define MDIO_PMA_LASI_TX_LASERPOWERFLT 0x0080 /* Laser output power fault */
285 #define MDIO_PMA_LASI_TX_LASERTEMPFLT 0x0100 /* Laser temperature fault */
286 #define MDIO_PMA_LASI_TX_LASERBICURRFLT 0x0200 /* Laser bias current fault */
289 #define MDIO_PMA_LASI_LSALARM 0x0001 /* LS_ALARM enable/status */
290 #define MDIO_PMA_LASI_TXALARM 0x0002 /* TX_ALARM enable/status */
291 #define MDIO_PMA_LASI_RXALARM 0x0004 /* RX_ALARM enable/status */
295 #define MDIO_PHY_ID_C45 0x8000
296 #define MDIO_PHY_ID_PRTAD 0x03e0
297 #define MDIO_PHY_ID_DEVAD 0x001f