Lines Matching +full:reg +full:- +full:names
2 * Copyright 2013-2014 Texas Instruments, Inc.
13 #clock-cells = <0>;
14 compatible = "ti,keystone,pll-clock";
16 clock-output-names = "arm-pll-clk";
17 reg = <0x02620370 4>;
18 reg-names = "control";
22 #clock-cells = <0>;
23 compatible = "ti,keystone,main-pll-clock";
25 reg = <0x02620350 4>, <0x02310110 4>, <0x02310108 4>;
26 reg-names = "control", "multiplier", "post-divider";
30 #clock-cells = <0>;
31 compatible = "ti,keystone,pll-clock";
33 clock-output-names = "papllclk";
34 reg = <0x02620358 4>;
35 reg-names = "control";
39 #clock-cells = <0>;
40 compatible = "ti,keystone,pll-clock";
42 clock-output-names = "ddr-3a-pll-clk";
43 reg = <0x02620360 4>;
44 reg-names = "control";
48 #clock-cells = <0>;
49 compatible = "ti,keystone,psc-clock";
51 clock-output-names = "dfe";
52 reg-names = "control", "domain";
53 reg = <0x02350004 0xb00>, <0x02350000 0x400>;
54 domain-id = <0>;
58 #clock-cells = <0>;
59 compatible = "ti,keystone,psc-clock";
61 clock-output-names = "pcie";
62 reg = <0x0235002c 0xb00>, <0x02350000 0x400>;
63 reg-names = "control", "domain";
64 domain-id = <4>;
68 #clock-cells = <0>;
69 compatible = "ti,keystone,psc-clock";
71 clock-output-names = "gem1";
72 reg = <0x02350040 0xb00>, <0x02350024 0x400>;
73 reg-names = "control", "domain";
74 domain-id = <9>;
78 #clock-cells = <0>;
79 compatible = "ti,keystone,psc-clock";
81 clock-output-names = "gem2";
82 reg = <0x02350044 0xb00>, <0x02350028 0x400>;
83 reg-names = "control", "domain";
84 domain-id = <10>;
88 #clock-cells = <0>;
89 compatible = "ti,keystone,psc-clock";
91 clock-output-names = "gem3";
92 reg = <0x02350048 0xb00>, <0x0235002c 0x400>;
93 reg-names = "control", "domain";
94 domain-id = <11>;
98 #clock-cells = <0>;
99 compatible = "ti,keystone,psc-clock";
101 clock-output-names = "tac";
102 reg = <0x02350064 0xb00>, <0x02350044 0x400>;
103 reg-names = "control", "domain";
104 domain-id = <17>;
108 #clock-cells = <0>;
109 compatible = "ti,keystone,psc-clock";
111 clock-output-names = "rac";
112 reg = <0x02350068 0xb00>, <0x02350044 0x400>;
113 reg-names = "control", "domain";
114 domain-id = <17>;
118 #clock-cells = <0>;
119 compatible = "ti,keystone,psc-clock";
121 clock-output-names = "dfe-pd0";
122 reg = <0x0235006c 0xb00>, <0x02350044 0x400>;
123 reg-names = "control", "domain";
124 domain-id = <18>;
128 #clock-cells = <0>;
129 compatible = "ti,keystone,psc-clock";
131 clock-output-names = "fftc-0";
132 reg = <0x02350070 0xb00>, <0x0235004c 0x400>;
133 reg-names = "control", "domain";
134 domain-id = <19>;
138 #clock-cells = <0>;
139 compatible = "ti,keystone,psc-clock";
141 clock-output-names = "osr";
142 reg = <0x02350088 0xb00>, <0x0235004c 0x400>;
143 reg-names = "control", "domain";
144 domain-id = <21>;
148 #clock-cells = <0>;
149 compatible = "ti,keystone,psc-clock";
151 clock-output-names = "tcp3d-0";
152 reg = <0x0235008c 0xb00>, <0x02350058 0x400>;
153 reg-names = "control", "domain";
154 domain-id = <22>;
158 #clock-cells = <0>;
159 compatible = "ti,keystone,psc-clock";
161 clock-output-names = "tcp3d-1";
162 reg = <0x02350094 0xb00>, <0x02350058 0x400>;
163 reg-names = "control", "domain";
164 domain-id = <23>;
168 #clock-cells = <0>;
169 compatible = "ti,keystone,psc-clock";
171 clock-output-names = "vcp-0";
172 reg = <0x0235009c 0xb00>, <0x02350060 0x400>;
173 reg-names = "control", "domain";
174 domain-id = <24>;
178 #clock-cells = <0>;
179 compatible = "ti,keystone,psc-clock";
181 clock-output-names = "vcp-1";
182 reg = <0x023500a0 0xb00>, <0x02350060 0x400>;
183 reg-names = "control", "domain";
184 domain-id = <24>;
188 #clock-cells = <0>;
189 compatible = "ti,keystone,psc-clock";
191 clock-output-names = "vcp-2";
192 reg = <0x023500a4 0xb00>, <0x02350060 0x400>;
193 reg-names = "control", "domain";
194 domain-id = <24>;
198 #clock-cells = <0>;
199 compatible = "ti,keystone,psc-clock";
201 clock-output-names = "vcp-3";
202 reg = <0x023500a8 0xb00>, <0x02350060 0x400>;
203 reg-names = "control", "domain";
204 domain-id = <24>;
208 #clock-cells = <0>;
209 compatible = "ti,keystone,psc-clock";
211 clock-output-names = "bcp";
212 reg = <0x023500bc 0xb00>, <0x02350068 0x400>;
213 reg-names = "control", "domain";
214 domain-id = <26>;
218 #clock-cells = <0>;
219 compatible = "ti,keystone,psc-clock";
221 clock-output-names = "dfe-pd1";
222 reg = <0x023500c0 0xb00>, <0x02350044 0x400>;
223 reg-names = "control", "domain";
224 domain-id = <27>;
228 #clock-cells = <0>;
229 compatible = "ti,keystone,psc-clock";
231 clock-output-names = "fftc-1";
232 reg = <0x023500c4 0xb00>, <0x023504c0 0x400>;
233 reg-names = "control", "domain";
234 domain-id = <28>;
238 #clock-cells = <0>;
239 compatible = "ti,keystone,psc-clock";
241 clock-output-names = "iqn-ail";
242 reg = <0x023500c8 0xb00>, <0x0235004c 0x400>;
243 reg-names = "control", "domain";
244 domain-id = <29>;
248 #clock-cells = <0>;
249 compatible = "ti,keystone,psc-clock";
251 clock-output-names = "uart2";
252 reg = <0x02350000 0xb00>, <0x02350000 0x400>;
253 reg-names = "control", "domain";
254 domain-id = <0>;
258 #clock-cells = <0>;
259 compatible = "ti,keystone,psc-clock";
261 clock-output-names = "uart3";
262 reg = <0x02350000 0xb00>, <0x02350000 0x400>;
263 reg-names = "control", "domain";
264 domain-id = <0>;