Lines Matching full:static

30 static xtensa_sysreg_internal sysregs[] = {
72 static xtensa_state_internal states[] = {
151 static unsigned
159 static void
167 static unsigned
175 static void
183 static unsigned
191 static void
199 static unsigned
207 static void
215 static unsigned
223 static void
231 static unsigned
239 static void
247 static unsigned
255 static void
263 static unsigned
271 static void
279 static unsigned
287 static void
295 static unsigned
304 static void
314 static unsigned
322 static void
330 static unsigned
338 static void
346 static unsigned
354 static void
362 static unsigned
370 static void
378 static unsigned
386 static void
394 static unsigned
402 static void
410 static unsigned
418 static void
426 static unsigned
434 static void
442 static unsigned
450 static void
458 static unsigned
467 static void
477 static unsigned
485 static void
493 static unsigned
501 static void
509 static unsigned
517 static void
525 static unsigned
534 static void
544 static unsigned
552 static void
560 static unsigned
568 static void
576 static unsigned
584 static void
592 static unsigned
600 static void
608 static unsigned
616 static void
624 static unsigned
633 static void
643 static unsigned
652 static void
662 static unsigned
671 static void
681 static unsigned
689 static void
697 static unsigned
706 static void
716 static unsigned
725 static void
735 static unsigned
744 static void
754 static unsigned
763 static void
773 static unsigned
782 static void
792 static unsigned
801 static void
811 static unsigned
819 static void
827 static unsigned
835 static void
843 static unsigned
851 static void
859 static unsigned
867 static void
875 static unsigned
883 static void
891 static unsigned
899 static void
907 static unsigned
915 static void
923 static unsigned
931 static void
939 static unsigned
947 static void
955 static unsigned
963 static void
971 static unsigned
979 static void
987 static unsigned
995 static void
1003 static unsigned
1011 static void
1019 static unsigned
1028 static void
1038 static unsigned
1047 static void
1057 static unsigned
1066 static void
1076 static unsigned
1085 static void
1095 static unsigned
1103 static void
1111 static unsigned
1119 static void
1127 static void
1134 static unsigned
1183 static xtensa_funcUnit_internal funcUnits[] = {
1194 static xtensa_regfile_internal regfiles[] = {
1201 static xtensa_interface_internal interfaces[] = {
1209 static const unsigned CONST_TBL_ai4c_0[] = {
1230 static const unsigned CONST_TBL_b4c_0[] = {
1251 static const unsigned CONST_TBL_b4cu_0[] = {
1274 static int
1280 static int
1288 static int
1294 static int
1302 static int
1308 static int
1316 static int
1322 static int
1330 static int
1340 static int
1350 static int
1357 static int
1364 static int
1374 static int
1384 static int
1394 static int
1404 static int
1414 static int
1424 static int
1431 static int
1438 static int
1448 static int
1476 static int
1486 static int
1514 static int
1524 static int
1552 static int
1562 static int
1572 static int
1582 static int
1592 static int
1602 static int
1612 static int
1622 static int
1632 static int
1642 static int
1652 static int
1662 static int
1672 static int
1682 static int
1692 static int
1702 static int
1712 static int
1722 static int
1732 static int
1742 static int
1752 static int
1759 static int
1766 static int
1776 static int
1786 static int
1793 static int
1800 static int
1810 static int
1820 static int
1827 static int
1834 static int
1844 static int
1854 static int
1861 static int
1868 static int
1878 static int
1888 static int
1898 static int
1908 static int
1918 static int
1928 static int
1935 static int
1942 static int
1952 static int
1962 static int
1969 static int
1976 static xtensa_operand_internal operands[] = {
2202 static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
2207 static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
2211 static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
2217 static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
2223 static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
2228 static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
2234 static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
2239 static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
2244 static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
2248 static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
2254 static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
2260 static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
2266 static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
2272 static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
2278 static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
2284 static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
2290 static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
2296 static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
2302 static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
2307 static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
2312 static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
2317 static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
2324 static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
2328 static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
2332 static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
2338 static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
2344 static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
2350 static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
2355 static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {
2360 static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
2366 static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
2371 static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
2377 static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
2382 static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
2386 static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
2392 static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
2398 static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
2404 static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
2408 static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
2412 static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
2416 static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
2420 static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
2425 static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
2429 static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
2435 static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
2439 static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
2444 static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
2448 static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
2454 static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
2460 static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
2466 static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
2470 static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
2475 static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
2481 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
2485 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
2489 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
2493 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
2498 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
2502 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
2506 static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
2510 static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {
2515 static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
2519 static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {
2524 static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
2528 static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {
2533 static xtensa_arg_internal Iclass_xt_iclass_rsr_176_args[] = {
2537 static xtensa_arg_internal Iclass_xt_iclass_wsr_176_args[] = {
2541 static xtensa_arg_internal Iclass_xt_iclass_rsr_208_args[] = {
2545 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
2549 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
2555 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
2559 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
2565 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
2569 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
2575 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
2579 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
2583 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
2587 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
2591 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
2595 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
2599 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
2603 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
2607 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
2611 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
2615 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
2619 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
2623 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
2627 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
2631 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
2635 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
2639 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
2643 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
2647 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
2651 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
2655 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
2659 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
2663 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
2667 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
2671 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
2675 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
2679 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
2683 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
2687 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
2691 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
2695 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
2699 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
2703 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
2707 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
2711 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
2715 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
2719 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
2723 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
2727 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
2731 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
2735 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
2739 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
2743 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
2747 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
2751 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
2755 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
2759 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
2763 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
2767 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
2771 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
2775 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
2779 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
2783 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
2787 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
2791 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
2795 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
2799 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
2803 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
2807 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
2811 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
2815 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
2819 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
2824 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
2828 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
2832 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
2836 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
2840 static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
2844 static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
2848 static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
2852 static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
2856 static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
2860 static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
2864 static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
2868 static xtensa_arg_internal Iclass_xt_mul16_args[] = {
2874 static xtensa_arg_internal Iclass_xt_mul32_args[] = {
2880 static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
2884 static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
2896 static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
2900 static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
2904 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
2908 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
2912 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
2916 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
2921 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
2925 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
2930 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
2934 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
2938 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
2942 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
2946 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
2950 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
2954 static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
2959 static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
2964 static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
2968 static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
2973 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
2977 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
2981 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
2985 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
2990 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
2994 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
2999 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
3003 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
3007 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
3011 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
3016 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
3020 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
3025 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
3029 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
3033 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
3037 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
3041 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
3045 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
3049 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
3053 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
3057 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
3061 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
3065 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
3069 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
3073 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
3077 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
3082 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
3086 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
3091 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
3095 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
3100 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
3104 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
3108 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
3112 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
3117 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
3121 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
3126 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
3130 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
3134 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
3138 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
3142 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
3146 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
3150 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
3154 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
3158 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
3162 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
3167 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
3171 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
3176 static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
3180 static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
3189 static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
3193 static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
3197 static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
3201 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
3205 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
3209 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
3213 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
3218 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
3222 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
3227 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
3231 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
3235 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
3239 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
3244 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
3248 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
3253 static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
3257 static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
3261 static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
3266 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
3271 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
3275 static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
3279 static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
3284 static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
3289 static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
3294 static xtensa_iclass_internal iclasses[] = {
3780 static void
3786 static void
3792 static void
3798 static void
3804 static void
3810 static void
3816 static void
3822 static void
3828 static void
3834 static void
3840 static void
3846 static void
3852 static void
3858 static void
3864 static void
3870 static void
3876 static void
3882 static void
3888 static void
3894 static void
3900 static void
3906 static void
3912 static void
3918 static void
3924 static void
3930 static void
3936 static void
3942 static void
3948 static void
3954 static void
3960 static void
3966 static void
3972 static void
3978 static void
3984 static void
3990 static void
3996 static void
4002 static void
4008 static void
4014 static void
4020 static void
4026 static void
4032 static void
4038 static void
4044 static void
4050 static void
4056 static void
4062 static void
4068 static void
4074 static void
4080 static void
4086 static void
4092 static void
4098 static void
4104 static void
4110 static void
4116 static void
4122 static void
4128 static void
4134 static void
4140 static void
4146 static void
4152 static void
4158 static void
4164 static void
4170 static void
4176 static void
4182 static void
4188 static void
4194 static void
4200 static void
4206 static void
4212 static void
4218 static void
4224 static void
4230 static void
4236 static void
4242 static void
4248 static void
4254 static void
4260 static void
4266 static void
4272 static void
4278 static void
4284 static void
4290 static void
4296 static void
4302 static void
4308 static void
4314 static void
4320 static void
4326 static void
4332 static void
4338 static void
4344 static void
4350 static void
4356 static void
4362 static void
4368 static void
4374 static void
4380 static void
4386 static void
4392 static void
4398 static void
4404 static void
4410 static void
4416 static void
4422 static void
4428 static void
4434 static void
4440 static void
4446 static void
4452 static void
4458 static void
4464 static void
4470 static void
4476 static void
4482 static void
4488 static void
4494 static void
4500 static void
4506 static void
4512 static void
4518 static void
4524 static void
4530 static void
4536 static void
4542 static void
4548 static void
4554 static void
4560 static void
4566 static void
4572 static void
4578 static void
4584 static void
4590 static void
4596 static void
4602 static void
4608 static void
4614 static void
4620 static void
4626 static void
4632 static void
4638 static void
4644 static void
4650 static void
4656 static void
4662 static void
4668 static void
4674 static void
4680 static void
4686 static void
4692 static void
4698 static void
4704 static void
4710 static void
4716 static void
4722 static void
4728 static void
4734 static void
4740 static void
4746 static void
4752 static void
4758 static void
4764 static void
4770 static void
4776 static void
4782 static void
4788 static void
4794 static void
4800 static void
4806 static void
4812 static void
4818 static void
4824 static void
4830 static void
4836 static void
4842 static void
4848 static void
4854 static void
4860 static void
4866 static void
4872 static void
4878 static void
4884 static void
4890 static void
4896 static void
4902 static void
4908 static void
4914 static void
4920 static void
4926 static void
4932 static void
4938 static void
4944 static void
4950 static void
4956 static void
4962 static void
4968 static void
4974 static void
4980 static void
4986 static void
4992 static void
4998 static void
5004 static xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
5008 static xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
5012 static xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
5016 static xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
5020 static xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
5024 static xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
5028 static xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
5032 static xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
5036 static xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
5040 static xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
5044 static xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
5048 static xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
5052 static xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
5056 static xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
5060 static xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
5064 static xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
5068 static xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
5072 static xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
5076 static xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
5080 static xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
5084 static xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
5088 static xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
5092 static xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
5096 static xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
5100 static xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
5104 static xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
5108 static xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
5112 static xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
5116 static xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
5120 static xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
5124 static xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
5128 static xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
5132 static xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
5136 static xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
5140 static xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
5144 static xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
5148 static xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
5152 static xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
5156 static xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
5160 static xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
5164 static xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
5168 static xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
5172 static xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
5176 static xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
5180 static xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
5184 static xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
5188 static xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
5192 static xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
5196 static xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
5200 static xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
5204 static xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
5208 static xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
5212 static xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
5216 static xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
5220 static xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
5224 static xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
5228 static xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
5232 static xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
5236 static xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
5240 static xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
5244 static xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
5248 static xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
5252 static xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
5256 static xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
5260 static xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
5264 static xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
5268 static xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
5272 static xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
5276 static xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
5280 static xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
5284 static xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
5288 static xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
5292 static xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
5296 static xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
5300 static xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
5304 static xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
5308 static xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
5312 static xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
5316 static xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
5320 static xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
5324 static xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
5328 static xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
5332 static xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
5336 static xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
5340 static xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
5344 static xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
5348 static xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
5352 static xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
5356 static xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
5360 static xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
5364 static xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
5368 static xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
5372 static xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
5376 static xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
5380 static xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
5384 static xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
5388 static xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
5392 static xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
5396 static xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
5400 static xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
5404 static xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
5408 static xtensa_opcode_encode_fn Opcode_rsr_176_encode_fns[] = {
5412 static xtensa_opcode_encode_fn Opcode_wsr_176_encode_fns[] = {
5416 static xtensa_opcode_encode_fn Opcode_rsr_208_encode_fns[] = {
5420 static xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
5424 static xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
5428 static xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
5432 static xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
5436 static xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
5440 static xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
5444 static xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
5448 static xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
5452 static xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
5456 static xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
5460 static xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
5464 static xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
5468 static xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
5472 static xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
5476 static xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
5480 static xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
5484 static xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
5488 static xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
5492 static xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
5496 static xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
5500 static xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
5504 static xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
5508 static xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
5512 static xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
5516 static xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
5520 static xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
5524 static xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
5528 static xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
5532 static xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
5536 static xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
5540 static xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
5544 static xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
5548 static xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
5552 static xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
5556 static xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
5560 static xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
5564 static xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
5568 static xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
5572 static xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
5576 static xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
5580 static xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
5584 static xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
5588 static xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
5592 static xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
5596 static xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
5600 static xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
5604 static xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
5608 static xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
5612 static xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
5616 static xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
5620 static xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
5624 static xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
5628 static xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
5632 static xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
5636 static xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
5640 static xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
5644 static xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
5648 static xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
5652 static xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
5656 static xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
5660 static xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
5664 static xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
5668 static xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
5672 static xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
5676 static xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
5680 static xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
5684 static xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
5688 static xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
5692 static xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
5696 static xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
5700 static xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
5704 static xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
5708 static xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
5712 static xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
5716 static xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
5720 static xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
5724 static xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
5728 static xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
5732 static xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
5736 static xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
5740 static xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
5744 static xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
5748 static xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
5752 static xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
5756 static xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
5760 static xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
5764 static xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
5768 static xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
5772 static xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
5776 static xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
5780 static xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
5784 static xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
5788 static xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
5792 static xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
5796 static xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
5800 static xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
5804 static xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
5808 static xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
5812 static xtensa_opcode_encode_fn Opcode_rer_encode_fns[] = {
5816 static xtensa_opcode_encode_fn Opcode_wer_encode_fns[] = {
5823 static xtensa_opcode_internal opcodes[] = {
6648 static int
7206 static int
7223 static int
7275 static void
7282 static void
7289 static void
7296 static void
7303 static void
7310 static void
7317 static xtensa_get_field_fn
7358 static xtensa_set_field_fn
7399 static xtensa_get_field_fn
7440 static xtensa_set_field_fn
7481 static xtensa_get_field_fn
7522 static xtensa_set_field_fn
7563 static xtensa_slot_internal slots[] = {
7581 static void
7587 static void
7593 static void
7599 static int Format_x24_slots[] = { 0 };
7601 static int Format_x16a_slots[] = { 1 };
7603 static int Format_x16b_slots[] = { 2 };
7605 static xtensa_format_internal formats[] = {
7612 static int
7624 static int length_table[16] = {
7643 static int
7653 static xtensa_isa_internal xtensa_modules = {