Lines Matching full:static

27 static xtensa_sysreg_internal sysregs[] = {
86 static xtensa_state_internal states[] = {
214 static unsigned
222 static void
230 static unsigned
238 static void
246 static unsigned
254 static void
262 static unsigned
270 static void
278 static unsigned
286 static void
294 static unsigned
302 static void
310 static unsigned
318 static void
326 static unsigned
334 static void
342 static unsigned
351 static void
361 static unsigned
369 static void
377 static unsigned
385 static void
393 static unsigned
401 static void
409 static unsigned
417 static void
425 static unsigned
433 static void
441 static unsigned
449 static void
457 static unsigned
465 static void
473 static unsigned
481 static void
489 static unsigned
497 static void
505 static unsigned
513 static void
521 static unsigned
530 static void
540 static unsigned
548 static void
556 static unsigned
564 static void
572 static unsigned
580 static void
588 static unsigned
597 static void
607 static unsigned
615 static void
623 static unsigned
631 static void
639 static unsigned
647 static void
655 static unsigned
663 static void
671 static unsigned
679 static void
687 static unsigned
696 static void
706 static unsigned
715 static void
725 static unsigned
734 static void
744 static unsigned
752 static void
760 static unsigned
769 static void
779 static unsigned
788 static void
798 static unsigned
807 static void
817 static unsigned
826 static void
836 static unsigned
845 static void
855 static unsigned
864 static void
874 static unsigned
882 static void
890 static unsigned
898 static void
906 static unsigned
914 static void
922 static unsigned
931 static void
941 static unsigned
949 static void
957 static unsigned
965 static void
973 static unsigned
981 static void
989 static unsigned
997 static void
1005 static unsigned
1013 static void
1021 static unsigned
1029 static void
1037 static unsigned
1045 static void
1053 static unsigned
1061 static void
1069 static unsigned
1077 static void
1085 static unsigned
1093 static void
1101 static unsigned
1110 static void
1120 static unsigned
1129 static void
1139 static unsigned
1148 static void
1158 static unsigned
1167 static void
1177 static void
1184 static unsigned
1190 static unsigned
1196 static unsigned
1202 static unsigned
1211 static xtensa_funcUnit_internal funcUnits[] = {
1218 static xtensa_regfile_internal regfiles[] = {
1225 static xtensa_interface_internal interfaces[] = {
1233 static const unsigned CONST_TBL_ai4c_0[] = {
1254 static const unsigned CONST_TBL_b4c_0[] = {
1275 static const unsigned CONST_TBL_b4cu_0[] = {
1298 static int
1308 static int
1318 static int
1325 static int
1332 static int
1342 static int
1352 static int
1362 static int
1372 static int
1378 static int
1384 static int
1390 static int
1396 static int
1402 static int
1408 static int
1414 static int
1420 static int
1426 static int
1432 static int
1438 static int
1444 static int
1450 static int
1456 static int
1462 static int
1468 static int
1478 static int
1488 static int
1498 static int
1508 static int
1518 static int
1528 static int
1538 static int
1548 static int
1555 static int
1562 static int
1572 static int
1600 static int
1610 static int
1638 static int
1648 static int
1676 static int
1686 static int
1696 static int
1706 static int
1716 static int
1726 static int
1736 static int
1746 static int
1756 static int
1766 static int
1776 static int
1786 static int
1796 static int
1806 static int
1816 static int
1826 static int
1836 static int
1846 static int
1856 static int
1866 static int
1876 static int
1883 static int
1890 static int
1900 static int
1910 static int
1917 static int
1924 static int
1934 static int
1944 static int
1951 static int
1958 static int
1968 static int
1978 static int
1985 static int
1992 static int
2002 static int
2012 static int
2019 static int
2026 static int
2036 static int
2046 static int
2056 static int
2066 static xtensa_operand_internal operands[] = {
2247 static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
2253 static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
2259 static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
2264 static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
2268 static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
2273 static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
2277 static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
2282 static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
2286 static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
2291 static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
2295 static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
2300 static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
2304 static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
2309 static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
2313 static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
2319 static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
2327 static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
2332 static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
2337 static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
2341 static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
2347 static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
2351 static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
2358 static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
2367 static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
2373 static xtensa_arg_internal Iclass_xt_iclass_l32e_stateArgs[] = {
2378 static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
2384 static xtensa_arg_internal Iclass_xt_iclass_s32e_stateArgs[] = {
2389 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
2393 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
2399 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
2403 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
2409 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
2413 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
2419 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
2423 static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
2429 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
2433 static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
2439 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
2443 static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
2449 static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
2455 static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
2461 static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
2466 static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
2472 static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
2477 static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
2482 static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
2486 static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
2492 static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
2498 static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
2504 static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
2510 static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
2516 static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
2522 static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
2528 static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
2534 static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
2540 static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
2545 static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
2550 static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
2555 static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
2562 static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
2566 static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
2570 static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
2576 static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
2582 static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
2588 static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
2593 static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {
2598 static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
2604 static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {
2609 static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {
2615 static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {
2620 static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {
2626 static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
2631 static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
2637 static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
2642 static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
2646 static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
2652 static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
2658 static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
2664 static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
2668 static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
2672 static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
2676 static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
2680 static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
2685 static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
2689 static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
2695 static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
2699 static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
2704 static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
2708 static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
2714 static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
2720 static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
2726 static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
2730 static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
2735 static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
2745 static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {
2749 static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {
2753 static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {
2757 static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {
2761 static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {
2765 static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {
2769 static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {
2773 static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {
2777 static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {
2781 static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {
2786 static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {
2790 static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {
2795 static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {
2799 static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {
2803 static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {
2807 static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {
2811 static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {
2815 static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {
2819 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
2823 static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
2827 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
2831 static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
2836 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
2840 static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
2844 static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
2848 static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {
2853 static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
2857 static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {
2862 static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
2866 static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {
2871 static xtensa_arg_internal Iclass_xt_iclass_rsr_176_args[] = {
2875 static xtensa_arg_internal Iclass_xt_iclass_rsr_176_stateArgs[] = {
2880 static xtensa_arg_internal Iclass_xt_iclass_rsr_208_args[] = {
2884 static xtensa_arg_internal Iclass_xt_iclass_rsr_208_stateArgs[] = {
2889 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
2893 static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
2903 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
2907 static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
2917 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
2921 static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
2931 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
2935 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
2941 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
2945 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
2951 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
2955 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
2961 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
2965 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
2971 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
2975 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
2981 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
2985 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
2991 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
2995 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
3001 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
3005 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
3011 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
3015 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
3021 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
3025 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
3031 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
3035 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
3041 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
3045 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
3051 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
3055 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
3061 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
3065 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
3071 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
3075 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
3081 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
3085 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
3091 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
3095 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
3101 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
3105 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
3111 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {
3115 static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {
3121 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {
3125 static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {
3131 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {
3135 static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {
3141 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {
3145 static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {
3151 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {
3155 static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {
3161 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {
3165 static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {
3171 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
3175 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
3181 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
3185 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
3191 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
3195 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
3201 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
3205 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
3211 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
3215 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
3221 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
3225 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
3231 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {
3235 static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {
3241 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {
3245 static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {
3251 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {
3255 static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {
3261 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
3265 static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
3271 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
3275 static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
3281 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
3285 static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
3291 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
3295 static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
3301 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
3305 static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
3311 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
3315 static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
3321 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
3325 static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
3332 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
3336 static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
3342 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
3346 static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
3352 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
3356 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
3362 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
3366 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
3372 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
3376 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
3382 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
3386 static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
3392 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
3396 static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
3402 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
3406 static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
3412 static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
3416 static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_stateArgs[] = {
3421 static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
3425 static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
3443 static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
3447 static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
3453 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
3457 static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
3463 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
3467 static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
3474 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
3478 static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
3485 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
3489 static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
3495 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
3499 static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
3505 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
3509 static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
3515 static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
3520 static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
3525 static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
3529 static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
3534 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
3538 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
3544 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
3548 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
3555 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
3559 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
3566 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
3570 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
3576 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
3580 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
3587 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
3591 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
3598 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
3602 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
3608 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
3612 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
3619 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
3623 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
3630 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
3634 static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
3640 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
3644 static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
3651 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
3655 static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
3662 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
3666 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
3672 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
3676 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
3682 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
3686 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
3692 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
3696 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
3702 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
3706 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
3712 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
3716 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
3722 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
3726 static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
3732 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
3736 static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
3742 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
3746 static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
3752 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
3756 static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
3763 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
3767 static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
3774 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
3778 static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
3785 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
3789 static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
3795 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
3799 static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
3806 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
3810 static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
3817 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
3821 static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
3827 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
3831 static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
3837 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
3841 static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
3847 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
3851 static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
3857 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
3861 static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
3868 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
3872 static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
3879 static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
3892 static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
3896 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
3900 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
3906 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
3910 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
3917 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
3921 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
3928 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
3932 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
3938 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
3942 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
3949 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
3953 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
3960 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_args[] = {
3964 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_stateArgs[] = {
3970 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_args[] = {
3974 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_stateArgs[] = {
3981 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_args[] = {
3985 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_stateArgs[] = {
3992 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_args[] = {
3996 static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_stateArgs[] = {
4002 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_args[] = {
4006 static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_stateArgs[] = {
4013 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_args[] = {
4017 static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_stateArgs[] = {
4024 static xtensa_arg_internal Iclass_xt_iclass_icache_args[] = {
4029 static xtensa_arg_internal Iclass_xt_iclass_icache_inv_args[] = {
4034 static xtensa_arg_internal Iclass_xt_iclass_icache_inv_stateArgs[] = {
4039 static xtensa_arg_internal Iclass_xt_iclass_licx_args[] = {
4044 static xtensa_arg_internal Iclass_xt_iclass_licx_stateArgs[] = {
4049 static xtensa_arg_internal Iclass_xt_iclass_sicx_args[] = {
4054 static xtensa_arg_internal Iclass_xt_iclass_sicx_stateArgs[] = {
4059 static xtensa_arg_internal Iclass_xt_iclass_dcache_args[] = {
4064 static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_args[] = {
4069 static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_stateArgs[] = {
4074 static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_args[] = {
4079 static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_stateArgs[] = {
4084 static xtensa_arg_internal Iclass_xt_iclass_dpf_args[] = {
4089 static xtensa_arg_internal Iclass_xt_iclass_sdct_args[] = {
4094 static xtensa_arg_internal Iclass_xt_iclass_sdct_stateArgs[] = {
4099 static xtensa_arg_internal Iclass_xt_iclass_ldct_args[] = {
4104 static xtensa_arg_internal Iclass_xt_iclass_ldct_stateArgs[] = {
4109 static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_args[] = {
4113 static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_stateArgs[] = {
4120 static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_args[] = {
4124 static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_stateArgs[] = {
4131 static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_args[] = {
4135 static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_stateArgs[] = {
4143 static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_args[] = {
4147 static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_stateArgs[] = {
4155 static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_args[] = {
4159 static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_stateArgs[] = {
4168 static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_args[] = {
4172 static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_stateArgs[] = {
4181 static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_args[] = {
4185 static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_stateArgs[] = {
4191 static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_args[] = {
4195 static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_stateArgs[] = {
4202 static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_args[] = {
4206 static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_stateArgs[] = {
4213 static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_args[] = {
4217 static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_stateArgs[] = {
4223 static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_args[] = {
4227 static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_stateArgs[] = {
4234 static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_args[] = {
4238 static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_stateArgs[] = {
4245 static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
4249 static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
4255 static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
4260 static xtensa_arg_internal Iclass_xt_iclass_rdtlb_stateArgs[] = {
4265 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
4270 static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
4276 static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
4280 static xtensa_arg_internal Iclass_xt_iclass_iitlb_stateArgs[] = {
4285 static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
4290 static xtensa_arg_internal Iclass_xt_iclass_ritlb_stateArgs[] = {
4295 static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
4300 static xtensa_arg_internal Iclass_xt_iclass_witlb_stateArgs[] = {
4305 static xtensa_arg_internal Iclass_xt_iclass_ldpte_stateArgs[] = {
4310 static xtensa_arg_internal Iclass_xt_iclass_hwwitlba_stateArgs[] = {
4314 static xtensa_arg_internal Iclass_xt_iclass_hwwdtlba_stateArgs[] = {
4318 static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
4323 static xtensa_iclass_internal iclasses[] = {
4799 static void
4805 static void
4811 static void
4817 static void
4823 static void
4829 static void
4835 static void
4841 static void
4847 static void
4853 static void
4859 static void
4865 static void
4871 static void
4877 static void
4883 static void
4889 static void
4895 static void
4901 static void
4907 static void
4913 static void
4919 static void
4925 static void
4931 static void
4937 static void
4943 static void
4949 static void
4955 static void
4961 static void
4967 static void
4973 static void
4979 static void
4985 static void
4991 static void
4997 static void
5003 static void
5009 static void
5015 static void
5021 static void
5027 static void
5033 static void
5039 static void
5045 static void
5051 static void
5057 static void
5063 static void
5069 static void
5075 static void
5081 static void
5087 static void
5093 static void
5099 static void
5105 static void
5111 static void
5117 static void
5123 static void
5129 static void
5135 static void
5141 static void
5147 static void
5153 static void
5159 static void
5165 static void
5171 static void
5177 static void
5183 static void
5189 static void
5195 static void
5201 static void
5207 static void
5213 static void
5219 static void
5225 static void
5231 static void
5237 static void
5243 static void
5249 static void
5255 static void
5261 static void
5267 static void
5273 static void
5279 static void
5285 static void
5291 static void
5297 static void
5303 static void
5309 static void
5315 static void
5321 static void
5327 static void
5333 static void
5339 static void
5345 static void
5351 static void
5357 static void
5363 static void
5369 static void
5375 static void
5381 static void
5387 static void
5393 static void
5399 static void
5405 static void
5411 static void
5417 static void
5423 static void
5429 static void
5435 static void
5441 static void
5447 static void
5453 static void
5459 static void
5465 static void
5471 static void
5477 static void
5483 static void
5489 static void
5495 static void
5501 static void
5507 static void
5513 static void
5519 static void
5525 static void
5531 static void
5537 static void
5543 static void
5549 static void
5555 static void
5561 static void
5567 static void
5573 static void
5579 static void
5585 static void
5591 static void
5597 static void
5603 static void
5609 static void
5615 static void
5621 static void
5627 static void
5633 static void
5639 static void
5645 static void
5651 static void
5657 static void
5663 static void
5669 static void
5675 static void
5681 static void
5687 static void
5693 static void
5699 static void
5705 static void
5711 static void
5717 static void
5723 static void
5729 static void
5735 static void
5741 static void
5747 static void
5753 static void
5759 static void
5765 static void
5771 static void
5777 static void
5783 static void
5789 static void
5795 static void
5801 static void
5807 static void
5813 static void
5819 static void
5825 static void
5831 static void
5837 static void
5843 static void
5849 static void
5855 static void
5861 static void
5867 static void
5873 static void
5879 static void
5885 static void
5891 static void
5897 static void
5903 static void
5909 static void
5915 static void
5921 static void
5927 static void
5933 static void
5939 static void
5945 static void
5951 static void
5957 static void
5963 static void
5969 static void
5975 static void
5981 static void
5987 static void
5993 static void
5999 static void
6005 static void
6011 static void
6017 static void
6023 static void
6029 static void
6035 static void
6041 static void
6047 static void
6053 static void
6059 static void
6065 static void
6071 static void
6077 static void
6083 static void
6089 static void
6095 static void
6101 static void
6107 static void
6113 static void
6119 static void
6125 static void
6131 static void
6137 static void
6143 static void
6149 static void
6155 static void
6161 static void
6167 static void
6173 static void
6179 static void
6185 static void
6191 static void
6197 static void
6203 static void
6209 static void
6215 static void
6221 static void
6227 static void
6233 static void
6239 static void
6245 static void
6251 static void
6257 static void
6263 static void
6269 static void
6275 static void
6281 static void
6287 static void
6293 static void
6299 static void
6305 static void
6311 static void
6317 static void
6323 static void
6329 static void
6335 static void
6341 static void
6347 static void
6353 static void
6359 static void
6365 static void
6371 static void
6377 static void
6383 static void
6389 static void
6395 static void
6401 static void
6407 static void
6413 static void
6419 static void
6425 static void
6431 static void
6437 static void
6443 static void
6449 static void
6455 static void
6461 static void
6467 static void
6473 static void
6479 static void
6485 static void
6491 static void
6497 static void
6503 static void
6509 static void
6515 static void
6521 static void
6527 static void
6533 static void
6539 static void
6545 static xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
6549 static xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
6553 static xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
6557 static xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
6561 static xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
6565 static xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
6569 static xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
6573 static xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
6577 static xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
6581 static xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
6585 static xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
6589 static xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
6593 static xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
6597 static xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
6601 static xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
6605 static xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
6609 static xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
6613 static xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
6617 static xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
6621 static xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
6625 static xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
6629 static xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
6633 static xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
6637 static xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
6641 static xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
6645 static xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
6649 static xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
6653 static xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
6657 static xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
6661 static xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
6665 static xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
6669 static xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
6673 static xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
6677 static xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
6681 static xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
6685 static xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
6689 static xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
6693 static xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
6697 static xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
6701 static xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
6705 static xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
6709 static xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
6713 static xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
6717 static xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
6721 static xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
6725 static xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
6729 static xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
6733 static xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
6737 static xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
6741 static xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
6745 static xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
6749 static xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
6753 static xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
6757 static xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
6761 static xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
6765 static xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
6769 static xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
6773 static xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
6777 static xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
6781 static xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
6785 static xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
6789 static xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
6793 static xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
6797 static xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
6801 static xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
6805 static xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
6809 static xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
6813 static xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
6817 static xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
6821 static xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
6825 static xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
6829 static xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
6833 static xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
6837 static xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
6841 static xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
6845 static xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
6849 static xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
6853 static xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
6857 static xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
6861 static xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
6865 static xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
6869 static xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
6873 static xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
6877 static xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
6881 static xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
6885 static xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {
6889 static xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {
6893 static xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {
6897 static xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
6901 static xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
6905 static xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
6909 static xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
6913 static xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
6917 static xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
6921 static xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
6925 static xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
6929 static xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
6933 static xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
6937 static xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
6941 static xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
6945 static xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
6949 static xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
6953 static xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
6957 static xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
6961 static xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
6965 static xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
6969 static xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
6973 static xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
6977 static xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
6981 static xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
6985 static xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
6989 static xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
6993 static xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
6997 static xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
7001 static xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
7005 static xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
7009 static xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
7013 static xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
7017 static xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
7021 static xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {
7025 static xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {
7029 static xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {
7033 static xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {
7037 static xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {
7041 static xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {
7045 static xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {
7049 static xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {
7053 static xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {
7057 static xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
7061 static xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
7065 static xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
7069 static xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
7073 static xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
7077 static xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
7081 static xtensa_opcode_encode_fn Opcode_rsr_176_encode_fns[] = {
7085 static xtensa_opcode_encode_fn Opcode_rsr_208_encode_fns[] = {
7089 static xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
7093 static xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
7097 static xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
7101 static xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
7105 static xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
7109 static xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
7113 static xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
7117 static xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
7121 static xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
7125 static xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
7129 static xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
7133 static xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
7137 static xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
7141 static xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
7145 static xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
7149 static xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
7153 static xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
7157 static xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
7161 static xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
7165 static xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
7169 static xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
7173 static xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {
7177 static xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {
7181 static xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {
7185 static xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {
7189 static xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {
7193 static xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {
7197 static xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
7201 static xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
7205 static xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
7209 static xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
7213 static xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
7217 static xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
7221 static xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {
7225 static xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {
7229 static xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {
7233 static xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
7237 static xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
7241 static xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
7245 static xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
7249 static xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
7253 static xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
7257 static xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
7261 static xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
7265 static xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
7269 static xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
7273 static xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
7277 static xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
7281 static xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
7285 static xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
7289 static xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
7293 static xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
7297 static xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
7301 static xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
7305 static xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
7309 static xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
7313 static xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
7317 static xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
7321 static xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
7325 static xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
7329 static xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
7333 static xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
7337 static xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
7341 static xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
7345 static xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
7349 static xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
7353 static xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
7357 static xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
7361 static xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
7365 static xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
7369 static xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
7373 static xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
7377 static xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
7381 static xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
7385 static xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
7389 static xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
7393 static xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
7397 static xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
7401 static xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
7405 static xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
7409 static xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
7413 static xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
7417 static xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
7421 static xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
7425 static xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
7429 static xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
7433 static xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
7437 static xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
7441 static xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
7445 static xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
7449 static xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
7453 static xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
7457 static xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
7461 static xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
7465 static xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
7469 static xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
7473 static xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
7477 static xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
7481 static xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
7485 static xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
7489 static xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
7493 static xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
7497 static xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
7501 static xtensa_opcode_encode_fn Opcode_rsr_ccompare1_encode_fns[] = {
7505 static xtensa_opcode_encode_fn Opcode_wsr_ccompare1_encode_fns[] = {
7509 static xtensa_opcode_encode_fn Opcode_xsr_ccompare1_encode_fns[] = {
7513 static xtensa_opcode_encode_fn Opcode_rsr_ccompare2_encode_fns[] = {
7517 static xtensa_opcode_encode_fn Opcode_wsr_ccompare2_encode_fns[] = {
7521 static xtensa_opcode_encode_fn Opcode_xsr_ccompare2_encode_fns[] = {
7525 static xtensa_opcode_encode_fn Opcode_ipf_encode_fns[] = {
7529 static xtensa_opcode_encode_fn Opcode_ihi_encode_fns[] = {
7533 static xtensa_opcode_encode_fn Opcode_iii_encode_fns[] = {
7537 static xtensa_opcode_encode_fn Opcode_lict_encode_fns[] = {
7541 static xtensa_opcode_encode_fn Opcode_licw_encode_fns[] = {
7545 static xtensa_opcode_encode_fn Opcode_sict_encode_fns[] = {
7549 static xtensa_opcode_encode_fn Opcode_sicw_encode_fns[] = {
7553 static xtensa_opcode_encode_fn Opcode_dhwb_encode_fns[] = {
7557 static xtensa_opcode_encode_fn Opcode_dhwbi_encode_fns[] = {
7561 static xtensa_opcode_encode_fn Opcode_diwb_encode_fns[] = {
7565 static xtensa_opcode_encode_fn Opcode_diwbi_encode_fns[] = {
7569 static xtensa_opcode_encode_fn Opcode_dhi_encode_fns[] = {
7573 static xtensa_opcode_encode_fn Opcode_dii_encode_fns[] = {
7577 static xtensa_opcode_encode_fn Opcode_dpfr_encode_fns[] = {
7581 static xtensa_opcode_encode_fn Opcode_dpfw_encode_fns[] = {
7585 static xtensa_opcode_encode_fn Opcode_dpfro_encode_fns[] = {
7589 static xtensa_opcode_encode_fn Opcode_dpfwo_encode_fns[] = {
7593 static xtensa_opcode_encode_fn Opcode_sdct_encode_fns[] = {
7597 static xtensa_opcode_encode_fn Opcode_ldct_encode_fns[] = {
7601 static xtensa_opcode_encode_fn Opcode_wsr_ptevaddr_encode_fns[] = {
7605 static xtensa_opcode_encode_fn Opcode_rsr_ptevaddr_encode_fns[] = {
7609 static xtensa_opcode_encode_fn Opcode_xsr_ptevaddr_encode_fns[] = {
7613 static xtensa_opcode_encode_fn Opcode_rsr_rasid_encode_fns[] = {
7617 static xtensa_opcode_encode_fn Opcode_wsr_rasid_encode_fns[] = {
7621 static xtensa_opcode_encode_fn Opcode_xsr_rasid_encode_fns[] = {
7625 static xtensa_opcode_encode_fn Opcode_rsr_itlbcfg_encode_fns[] = {
7629 static xtensa_opcode_encode_fn Opcode_wsr_itlbcfg_encode_fns[] = {
7633 static xtensa_opcode_encode_fn Opcode_xsr_itlbcfg_encode_fns[] = {
7637 static xtensa_opcode_encode_fn Opcode_rsr_dtlbcfg_encode_fns[] = {
7641 static xtensa_opcode_encode_fn Opcode_wsr_dtlbcfg_encode_fns[] = {
7645 static xtensa_opcode_encode_fn Opcode_xsr_dtlbcfg_encode_fns[] = {
7649 static xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
7653 static xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
7657 static xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
7661 static xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
7665 static xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
7669 static xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
7673 static xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
7677 static xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
7681 static xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
7685 static xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
7689 static xtensa_opcode_encode_fn Opcode_ldpte_encode_fns[] = {
7693 static xtensa_opcode_encode_fn Opcode_hwwitlba_encode_fns[] = {
7697 static xtensa_opcode_encode_fn Opcode_hwwdtlba_encode_fns[] = {
7701 static xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
7705 static xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
7712 static xtensa_opcode_internal opcodes[] = {
8591 static int
9349 static int
9400 static int
9420 static void
9427 static void
9434 static void
9441 static void
9448 static void
9455 static void
9462 static xtensa_get_field_fn
9505 static xtensa_set_field_fn
9548 static xtensa_get_field_fn
9591 static xtensa_set_field_fn
9634 static xtensa_get_field_fn
9677 static xtensa_set_field_fn
9720 static xtensa_slot_internal slots[] = {
9738 static void
9744 static void
9750 static void
9756 static int Format_x24_slots[] = { 0 };
9758 static int Format_x16a_slots[] = { 1 };
9760 static int Format_x16b_slots[] = { 2 };
9762 static xtensa_format_internal formats[] = {
9769 static int
9781 static int length_table[16] = {
9800 static int