Revision tags: v5.1.3, v5.1.2, v5.1.1, v5.0.14, v5.1, v5.0.13, v5.0.12, v5.0.11, v5.0.10, v5.0.9, v5.0.8, v5.0.7, v5.0.6, v5.0.5, v5.0.4, v5.0.3, v4.19.29, v5.0.2, v4.19.28, v5.0.1, v4.19.27, v5.0, v4.19.26, v4.19.25, v4.19.24, v4.19.23, v4.19.22, v4.19.21, v4.19.20, v4.19.19, v4.19.18, v4.19.17, v4.19.16, v4.19.15, v4.19.14, v4.19.13, v4.19.12, v4.19.11, v4.19.10, v4.19.9, v4.19.8, v4.19.7, v4.19.6, v4.19.5, v4.19.4, v4.18.20, v4.19.3, v4.18.19, v4.19.2, v4.18.18, v4.18.17, v4.19.1 |
|
#
e536d27e |
| 31-Oct-2018 |
Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> |
arm64: dts: renesas: enable HS400 on R-Car Gen3
Successfully tested on H3 ES2.0 and M3-N ES1.0. Transfer rates where >160MB/s for H3 and >200MB/s for M3-N.
Signed-off-by: Niklas Söderlund <niklas.s
arm64: dts: renesas: enable HS400 on R-Car Gen3
Successfully tested on H3 ES2.0 and M3-N ES1.0. Transfer rates where >160MB/s for H3 and >200MB/s for M3-N.
Signed-off-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
c693b210 |
| 06-Jan-2019 |
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> |
arm64: dts: renesas: ulcb: add HDMI sound support
This patch adds missing ULCB HDMI sound support. To use sound card, HDMI video is mandatory.
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx
arm64: dts: renesas: ulcb: add HDMI sound support
This patch adds missing ULCB HDMI sound support. To use sound card, HDMI video is mandatory.
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
5d3b226a |
| 06-Jan-2019 |
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> |
arm64: dts: renesas: ulcb: use audio-graph-card
ULCB can use daughter board which is called as KingFisher. It has extra sound interface, thus we want to use it. But, basically, ALSA SoC can't use Mu
arm64: dts: renesas: ulcb: use audio-graph-card
ULCB can use daughter board which is called as KingFisher. It has extra sound interface, thus we want to use it. But, basically, ALSA SoC can't use Multiple sound card with single CPU sound interface (= SSI). Thus we need to use Single Sound Card with multiple DAI interface.
To be easy to expand ULCB sound card on KingFisher, it is better to use multi-dai-link style sound card on ULCB sound DT.
Now, "simple-audio-card" / "audio-graph-card" both can support multi-dai-link style, but HDMI sound support (which is not yet supported on ULCB) needs "audio-graph-card". Using audio-graph-card is better selection. This patch exchange current sound card to use it.
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
5f65328d |
| 04-Nov-2018 |
Marek Vasut <marek.vasut@gmail.com> |
arm64: dts: renesas: Switch eMMC bus to 1V8 on Salvator-X and ULCB
The eMMC card has two supplies, VCC and VCCQ. The VCC supplies the NAND array and the VCCQ supplies the bus. On Salvator-X and ULCB
arm64: dts: renesas: Switch eMMC bus to 1V8 on Salvator-X and ULCB
The eMMC card has two supplies, VCC and VCCQ. The VCC supplies the NAND array and the VCCQ supplies the bus. On Salvator-X and ULCB, the VCC is connected to 3.3V rail, while the VCCQ is connected to 1.8V rail. Adjust the pinmux to match the bus, which is always operating in 1.8V mode.
While at it, deduplicate the pinmux entries, which are now the same for both default and UHS modes. We still need the two pinctrl entries to match the bindings though.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.19, v4.18.16, v4.18.15, v4.18.14, v4.18.13, v4.18.12, v4.18.11, v4.18.10, v4.18.9 |
|
#
ae3d16b9 |
| 19-Sep-2018 |
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> |
arm64: dts: renesas: ulcb: add default bootargs
It can't boot without bootargs settings on Uboot on ulcb board. This patch adds missing default bootargs. ulcb BSP can overwrite it by own UBoot setti
arm64: dts: renesas: ulcb: add default bootargs
It can't boot without bootargs settings on Uboot on ulcb board. This patch adds missing default bootargs. ulcb BSP can overwrite it by own UBoot settings.
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
11a33f81 |
| 18-Sep-2018 |
Wolfram Sang <wsa+renesas@sang-engineering.com> |
arm64: dts: renesas: gen3: use 400kHz for I2C DVFS bus
The PMIC and EEPROM can operate at 400kHz, so use this speed.
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Geer
arm64: dts: renesas: gen3: use 400kHz for I2C DVFS bus
The PMIC and EEPROM can operate at 400kHz, so use this speed.
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.18.7, v4.18.6, v4.18.5, v4.17.18, v4.18.4 |
|
#
9bc03b57 |
| 21-Aug-2018 |
Wolfram Sang <wsa+renesas@sang-engineering.com> |
arm64: dts: renesas: enable SDR104 on R-Car Gen3
Successfully tested on H3 ES1.0 and ES2.0, M3-W ES1.0, and M3-N ES1.0. Even previously stubborn cards work fine. Transfer rates were >60MB/s.
Signed
arm64: dts: renesas: enable SDR104 on R-Car Gen3
Successfully tested on H3 ES1.0 and ES2.0, M3-W ES1.0, and M3-N ES1.0. Even previously stubborn cards work fine. Transfer rates were >60MB/s.
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.18.3, v4.17.17, v4.18.2, v4.17.16, v4.17.15, v4.18.1, v4.18, v4.17.14, v4.17.13, v4.17.12, v4.17.11, v4.17.10, v4.17.9, v4.17.8, v4.17.7, v4.17.6 |
|
#
0b65a9ad |
| 11-Jul-2018 |
Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> |
arm64: dts: renesas: Unify the labels for RWDT
The labels for RWDT device node were named as 2 types now:
- wdt0: r8a7795, r8a7796, r8a77965. - rwdt: r8a77970, r8a77990, r8a77995.
To be made con
arm64: dts: renesas: Unify the labels for RWDT
The labels for RWDT device node were named as 2 types now:
- wdt0: r8a7795, r8a7796, r8a77965. - rwdt: r8a77970, r8a77990, r8a77995.
To be made consistent, this patch unifis the labels as the hardware name "rwdt".
Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.17.5, v4.17.4, v4.17.3, v4.17.2, v4.17.1 |
|
#
cba59c25 |
| 11-Jun-2018 |
Wolfram Sang <wsa+renesas@sang-engineering.com> |
arm64: dts: renesas: convert to SPDX identifiers
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Acked-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Acked-by: Kuninori Mori
arm64: dts: renesas: convert to SPDX identifiers
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Acked-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.17 |
|
#
c5dd01aa |
| 28-May-2018 |
Masaharu Hayakawa <masaharu.hayakawa.ry@renesas.com> |
arm64: dts: renesas: Add sdhi2_ds pin group to SDHI2 pinctrl groups
This patch adds definitions for configuration of the power-source, drive-strength, etc... for the SD2_DS pin for Salvator-X(S) and
arm64: dts: renesas: Add sdhi2_ds pin group to SDHI2 pinctrl groups
This patch adds definitions for configuration of the power-source, drive-strength, etc... for the SD2_DS pin for Salvator-X(S) and ULCB boards.
Signed-off-by: Masaharu Hayakawa <masaharu.hayakawa.ry@renesas.com> Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com> [wsa: fixed for ULCB boards, too] Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
1c81a633 |
| 03-May-2018 |
Geert Uytterhoeven <geert+renesas@glider.be> |
arm64: dts: renesas: ulcb: Add PMIC DDR Backup Power config
On the R-Car Starter Kit Premier/Pro, all of the DDR0, DDR1, DDR0C, and DDR1C power rails need to be kept powered when backup mode is enab
arm64: dts: renesas: ulcb: Add PMIC DDR Backup Power config
On the R-Car Starter Kit Premier/Pro, all of the DDR0, DDR1, DDR0C, and DDR1C power rails need to be kept powered when backup mode is enabled. Reflect this in the "rohm,ddr-backup-power" property for the BD9571MWV PMIC node.
The accessory power switch (SW8) is a momentary switch, hense specify "rohm,rstbmode-pulse".
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
786f3cc0 |
| 03-May-2018 |
Geert Uytterhoeven <geert+renesas@glider.be> |
arm64: dts: renesas: ulcb: Add BD9571 PMIC
Add a device node for the ROHM BD9571MWV PMIC.
This was based on the example in the DT binding documentation, but using IRQ0 instead of a GPIO interrupt,
arm64: dts: renesas: ulcb: Add BD9571 PMIC
Add a device node for the ROHM BD9571MWV PMIC.
This was based on the example in the DT binding documentation, but using IRQ0 instead of a GPIO interrupt, as that matches the schematics, and because INTC-EX is a simpler block.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.16 |
|
#
1518ad14 |
| 12-Mar-2018 |
Geert Uytterhoeven <geert+renesas@glider.be> |
arm64: dts: renesas: ulcb: Rename EtherAVB "mdc" pin group to "mdio"
On other Renesas SoCs, the pin group for the MDIO bus is named "mdio" instead of "mdc". Fix the inconsistency, now the pinctrl d
arm64: dts: renesas: ulcb: Rename EtherAVB "mdc" pin group to "mdio"
On other Renesas SoCs, the pin group for the MDIO bus is named "mdio" instead of "mdc". Fix the inconsistency, now the pinctrl drivers for R-Car H3, M3-W, and M3-N have gained support for the traditional pin group name.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
b3635b18 |
| 27-Feb-2018 |
Jacopo Mondi <jacopo+renesas@jmondi.org> |
arm64: dts: renesas: ulcb: Override EtherAVB phy-mode
As the PHY interface installed on the ULCB board provides TX channel delay, make the "phy-mode" property a board-specific one, meant to override
arm64: dts: renesas: ulcb: Override EtherAVB phy-mode
As the PHY interface installed on the ULCB board provides TX channel delay, make the "phy-mode" property a board-specific one, meant to override the one specified in the SoC DTSI.
Follow up patches will reset the r8a7795/96 SoC DTSI to use "rgmii" mode\ and let the board files override that.
Signed-off-by: Jacopo Mondi <jacopo+renesas@jmondi.org> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.15 |
|
#
7d2901f8 |
| 21-Dec-2017 |
Bogdan Mirea <Bogdan-Stefan_Mirea@mentor.com> |
arm64: dts: renesas: ulcb: Remove renesas, no-ether-link property
The present change is a bug fix for AVB link iteratively up/down.
Steps to reproduce: - start AVB TX stream (Using aplay via MSE),
arm64: dts: renesas: ulcb: Remove renesas, no-ether-link property
The present change is a bug fix for AVB link iteratively up/down.
Steps to reproduce: - start AVB TX stream (Using aplay via MSE), - disconnect+reconnect the eth cable, - after a reconnection the eth connection goes iteratively up/down without user interaction, - this may heal after some seconds or even stay for minutes.
As the documentation specifies, the "renesas,no-ether-link" option should be used when a board does not provide a proper AVB_LINK signal. There is no need for this option enabled on RCAR H3/M3 Salvator-X/XS and ULCB starter kits since the AVB_LINK is correctly handled by HW.
Choosing to keep or remove the "renesas,no-ether-link" option will have impact on the code flow in the following ways: - keeping this option enabled may lead to unexpected behavior since the RX & TX are enabled/disabled directly from adjust_link function without any HW interrogation, - removing this option, the RX & TX will only be enabled/disabled after HW interrogation. The HW check is made through the LMON pin in PSR register which specifies AVB_LINK signal value (0 - at low level; 1 - at high level).
In conclusion, the present change is also a safety improvement because it removes the "renesas,no-ether-link" option leading to a proper way of detecting the link state based on HW interrogation and not on software heuristic.
Fixes: dc36965a8905 ("arm64: dts: r8a7796: salvator-x: Enable EthernetAVB") Fixes: 6fa501c549aa ("arm64: dts: r8a7795: enable EthernetAVB on Salvator-X") Signed-off-by: Bogdan Mirea <Bogdan-Stefan_Mirea@mentor.com> Signed-off-by: Vladimir Zapolskiy <vladimir_zapolskiy@mentor.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
ef4a3bc8 |
| 04-Dec-2017 |
Geert Uytterhoeven <geert+renesas@glider.be> |
arm64: dts: renesas: ulcb: Add EthernetAVB PHY reset
Describe the GPIO used to reset the Ethernet PHY for EthernetAVB. This allows the driver to reset the PHY during probe and after system resume.
arm64: dts: renesas: ulcb: Add EthernetAVB PHY reset
Describe the GPIO used to reset the Ethernet PHY for EthernetAVB. This allows the driver to reset the PHY during probe and after system resume.
On ULCB, the enable pin of the regulator providing PHY power is always pulled high, but the driver may still need to reset the PHY if this wasn't done by the bootloader before.
Inspired by patches in the BSP for the individual Salvator-X/XS boards by Kazuya Mizuguchi.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.13.16, v4.14 |
|
#
822cecb1 |
| 13-Oct-2017 |
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> |
arm64: renesas: ulcb: fixup audio_clkout
"audio_clkout" is dummy clock of <&rcar_sound 0> to avoid clock loop which invites probe conflict. Thus <&rcar_sound 0> and "audio_clkout" should be same val
arm64: renesas: ulcb: fixup audio_clkout
"audio_clkout" is dummy clock of <&rcar_sound 0> to avoid clock loop which invites probe conflict. Thus <&rcar_sound 0> and "audio_clkout" should be same value.
On commit 2752660a37ae ("arm64: dts: renesas: ulcb: sound clock-frequency needs descending order") exchanged <&rcar_sound 0>, but it didn't modify "audio_clkout". This patch fixup it.
Fixes: 2752660a37ae ("arm64: dts: renesas: ulcb: sound clock-frequency needs descending order") Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.13.5 |
|
#
bc04ba36 |
| 02-Oct-2017 |
Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> |
arm64: dts: renesas: ulcb: drop "avb_phy_int" from avb_pins
Since the Ethernet AVB driver doesn't support AVB_PHY_INT handling and it will be handled by a phy driver as a gpio pin, this patch remove
arm64: dts: renesas: ulcb: drop "avb_phy_int" from avb_pins
Since the Ethernet AVB driver doesn't support AVB_PHY_INT handling and it will be handled by a phy driver as a gpio pin, this patch removes the "avb_phy_int" from the avb_pins node.
Reported-by: Geert Uytterhoeven <geert+renesas@glider.be> Fixes: 133ace3f3804 ("arm64: dts: ulcb: Set drive-strength for ravb pins") Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
Revision tags: v4.13 |
|
#
7da2ed12 |
| 22-Aug-2017 |
Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> |
arm64: dts: renesas: ulcb: Enable display output
The DU is already wired up to the HDMI encoder, all we need to do is enable it.
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboa
arm64: dts: renesas: ulcb: Enable display output
The DU is already wired up to the HDMI encoder, all we need to do is enable it.
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
2a50b40f |
| 06-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: ulcb: Enable HDMI output
Enable the HDMI encoder for ULCB board and hook it up to the HDMI connector.
The HDMI encoder and connector are available on both the H3 and M3-W ULCB boards. A
arm64: dts: ulcb: Enable HDMI output
Enable the HDMI encoder for ULCB board and hook it up to the HDMI connector.
The HDMI encoder and connector are available on both the H3 and M3-W ULCB boards. Add them to the ulcb.dtsi file.
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
9f9b22e8 |
| 10-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: ulcb: Add HDMI output connector
The ULCB board has one HDMI output connector.
This connector is available on both the H3 and M3-W ULCB boards. Add this to the ulcb.dtsi file.
Signed-of
arm64: dts: ulcb: Add HDMI output connector
The ULCB board has one HDMI output connector.
This connector is available on both the H3 and M3-W ULCB boards. Add this to the ulcb.dtsi file.
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
8cb6898c |
| 06-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: ulcb: Add DU external dot clock sources
The DU0/DU1/DU2/DU3 external dot clocks are generated by an I2C-controlled programmable clock generator.
Clock generator is available on both the
arm64: dts: ulcb: Add DU external dot clock sources
The DU0/DU1/DU2/DU3 external dot clocks are generated by an I2C-controlled programmable clock generator.
Clock generator is available on both the H3 and M3-W ULCB boards. Add this to the ulcb.dtsi file.
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
476b2e4f |
| 06-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: ulcb: Enable I2C4
This enables I2C4 for ULCB board
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be
arm64: dts: ulcb: Enable I2C4
This enables I2C4 for ULCB board
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
a4fedb3a |
| 06-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: ulcb: Enable I2C for DVFS device
This enables I2C for DVFS device for ULCB board
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterh
arm64: dts: ulcb: Enable I2C for DVFS device
This enables I2C for DVFS device for ULCB board
Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|
#
2752660a |
| 06-Jul-2017 |
Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> |
arm64: dts: renesas: ulcb: sound clock-frequency needs descending order
Correct order of sound clock frequencies for ULCB boards used with r8a7795 and r8a7796 SoCs.
These sounds clock frequencies a
arm64: dts: renesas: ulcb: sound clock-frequency needs descending order
Correct order of sound clock frequencies for ULCB boards used with r8a7795 and r8a7796 SoCs.
These sounds clock frequencies are used as the ADG clock (output clocks for audio module) initial setting and sound codec's initial system clock which needs the maximum clock frequency. Thus, descending order is required.
Fixes: 9f22774c214ada7b ("arm64: dts: ulcb: add 12288000 for sound ADG") Signed-off-by: Vladimir Barinov <vladimir.barinov+renesas@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> [simon: rewrote changelog] Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
show more ...
|