#
fe191489 |
| 04-Apr-2023 |
Michael Walle <michael@walle.cc> |
MAINTAINERS: add myself as sl28vpd nvmem layout driver
Add myself as a maintainer for the new sl28vpd nvmem layout driver.
Signed-off-by: Michael Walle <michael@walle.cc> Signed-off-by: Miquel Rayn
MAINTAINERS: add myself as sl28vpd nvmem layout driver
Add myself as a maintainer for the new sl28vpd nvmem layout driver.
Signed-off-by: Michael Walle <michael@walle.cc> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Link: https://lore.kernel.org/r/20230404172148.82422-23-srinivas.kandagatla@linaro.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
show more ...
|
#
63a30e1f |
| 02-Apr-2023 |
Emil Renner Berthing <kernel@esmil.dk> |
MAINTAINERS: generalise StarFive clk/reset entries
Update the MAINTAINERS entry for StarFive's clock and reset drivers to account for the addition of JH7110 support and Hal's role in that.
Signed-o
MAINTAINERS: generalise StarFive clk/reset entries
Update the MAINTAINERS entry for StarFive's clock and reset drivers to account for the addition of JH7110 support and Hal's role in that.
Signed-off-by: Emil Renner Berthing <kernel@esmil.dk> Signed-off-by: Hal Feng <hal.feng@starfivetech.com> Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> [conor: split this out from the binding patch, since it touches more than the binding; resort the entries per Hal's request] Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
show more ...
|
#
424d7b3e |
| 23-Mar-2023 |
Joel Fernandes (Google) <joel@joelfernandes.org> |
MAINTAINERS: Add Zqiang as a RCU reviewer
I have spent about two years studying and contributing to RCU, and sharing RCU-related knowledge within my team, if possible, please consider me as R ;-).
MAINTAINERS: Add Zqiang as a RCU reviewer
I have spent about two years studying and contributing to RCU, and sharing RCU-related knowledge within my team, if possible, please consider me as R ;-).
Acked-by: Paul E. McKenney <paulmck@kernel.org> Signed-off-by: Zqiang <qiang1.zhang@intel.com> Signed-off-by: Joel Fernandes (Google) <joel@joelfernandes.org>
show more ...
|
#
d4957c53 |
| 16-Mar-2023 |
Boqun Feng <boqun.feng@gmail.com> |
MAINTAINERS: Add Boqun to RCU entry
Just to be clear, the "M:" tag before my name is short of "Minions" ;-)
Acked-by: Frederic Weisbecker <frederic@kernel.org> Acked-by: Paul E. McKenney <paulmck@k
MAINTAINERS: Add Boqun to RCU entry
Just to be clear, the "M:" tag before my name is short of "Minions" ;-)
Acked-by: Frederic Weisbecker <frederic@kernel.org> Acked-by: Paul E. McKenney <paulmck@kernel.org> Signed-off-by: Boqun Feng <boqun.feng@gmail.com> Signed-off-by: Joel Fernandes (Google) <joel@joelfernandes.org>
show more ...
|
#
0fb09f8b |
| 17-Mar-2023 |
Joel Fernandes (Google) <joel@joelfernandes.org> |
MAINTAINERS: Change Joel Fernandes from R: to M:
I have spent years learning / contributing to RCU with several features, talks and presentations, with my most recent work being on Lazy-RCU.
Please
MAINTAINERS: Change Joel Fernandes from R: to M:
I have spent years learning / contributing to RCU with several features, talks and presentations, with my most recent work being on Lazy-RCU.
Please consider me for M, so I can tell my wife why I spend a lot of my weekends and evenings on this complicated and mysterious thing -- which is mostly in the hopes of preventing the world from burning down because everything runs on this one way or another. ;-)
Acked-by: Frederic Weisbecker <frederic@kernel.org> Acked-by: Paul E. McKenney <paulmck@kernel.org> Cc: "Paul E. McKenney" <paulmck@kernel.org> Cc: Frederic Weisbecker <frederic@kernel.org> Cc: Neeraj Upadhyay <quic_neeraju@quicinc.com> Cc: Boqun Feng <boqun.feng@gmail.com> Signed-off-by: Joel Fernandes (Google) <joel@joelfernandes.org>
show more ...
|
#
dc8ea920 |
| 30-Mar-2023 |
Conor Dooley <conor.dooley@microchip.com> |
dt-bindings: move cache controller bindings to a cache directory
There's a bunch of bindings for (mostly l2) cache controllers scattered to the four winds, move them to a common directory. I renamed
dt-bindings: move cache controller bindings to a cache directory
There's a bunch of bindings for (mostly l2) cache controllers scattered to the four winds, move them to a common directory. I renamed the freescale l2cache.txt file, as while that might make sense when the parent dir is fsl, it's confusing after the move. The two Marvell bindings have had a "marvell," prefix added to match their compatibles.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20230330173255.109731-1-conor@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
show more ...
|
#
9a8d9471 |
| 03-Apr-2023 |
Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> |
dt-bindings: pinctrl: Remove bindings for Intel Thunderbay pinctrl driver
Remove Thunder Bay specific code as the product got cancelled and there are no end customers or users.
Signed-off-by: Laksh
dt-bindings: pinctrl: Remove bindings for Intel Thunderbay pinctrl driver
Remove Thunder Bay specific code as the product got cancelled and there are no end customers or users.
Signed-off-by: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> Link: https://lore.kernel.org/r/20230403120235.939-2-lakshmi.sowjanya.d@intel.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
show more ...
|
#
22b9442a |
| 04-Apr-2023 |
Thierry Reding <treding@nvidia.com> |
MAINTAINERS: Add Mikko as backup maintainer for Tegra DRM
Mikko has been involved as the primary author of the host1x driver and has volunteered to help out with maintenance.
Signed-off-by: Thierry
MAINTAINERS: Add Mikko as backup maintainer for Tegra DRM
Mikko has been involved as the primary author of the host1x driver and has volunteered to help out with maintenance.
Signed-off-by: Thierry Reding <treding@nvidia.com>
show more ...
|
#
110c18bf |
| 02-Apr-2023 |
Daniel Golle <daniel@makrotopia.org> |
net: dsa: mt7530: introduce driver for MT7988 built-in switch
Add driver for the built-in Gigabit Ethernet switch which can be found in the MediaTek MT7988 SoC.
The switch shares most of its design
net: dsa: mt7530: introduce driver for MT7988 built-in switch
Add driver for the built-in Gigabit Ethernet switch which can be found in the MediaTek MT7988 SoC.
The switch shares most of its design with MT7530 and MT7531, but has it's registers mapped into the SoCs register space rather than being connected externally or internally via MDIO.
Introduce a new platform driver to support that.
Signed-off-by: Daniel Golle <daniel@makrotopia.org> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: David S. Miller <davem@davemloft.net>
show more ...
|
#
cb675afc |
| 02-Apr-2023 |
Daniel Golle <daniel@makrotopia.org> |
net: dsa: mt7530: introduce separate MDIO driver
Split MT7530 switch driver into a common part and a part specific for MDIO connected switches and multi-chip modules. Move MDIO-specific functions to
net: dsa: mt7530: introduce separate MDIO driver
Split MT7530 switch driver into a common part and a part specific for MDIO connected switches and multi-chip modules. Move MDIO-specific functions to newly introduced mt7530-mdio.c while keeping the common parts in mt7530.c. Introduce new Kconfig symbol CONFIG_NET_DSA_MT7530_MDIO which is implied by CONFIG_NET_DSA_MT7530.
Signed-off-by: Daniel Golle <daniel@makrotopia.org> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: David S. Miller <davem@davemloft.net>
show more ...
|
#
347dca97 |
| 28-Mar-2023 |
Eric Van Hensbergen <ericvh@kernel.org> |
Update email address and mailing list for v9fs
We've recently moved the mailing list to lists.linux.dev to move away from the sourceforge infrastructure. This also updates the website from the (no
Update email address and mailing list for v9fs
We've recently moved the mailing list to lists.linux.dev to move away from the sourceforge infrastructure. This also updates the website from the (no longer v9fs relevant?) swik.net address to the github group which contains pointers to test cases, the protocol, servers, etc. This also changes my email from my gmail to my kernel.org address.
Signed-off-by: Eric Van Hensbergen <ericvh@kernel.org> Acked-by: Dominique Martinet <asmadeus@codewreck.org> Acked-by: Christian Schoenebeck <linux_oss@crudebyte.com>
show more ...
|
#
57d94d15 |
| 01-Apr-2023 |
Hans de Goede <hdegoede@redhat.com> |
Input: add a new Novatek NVT-ts driver
Add a new driver for the Novatek i2c touchscreen controller as found on the Acer Iconia One 7 B1-750 tablet. Unfortunately the touchscreen controller model-num
Input: add a new Novatek NVT-ts driver
Add a new driver for the Novatek i2c touchscreen controller as found on the Acer Iconia One 7 B1-750 tablet. Unfortunately the touchscreen controller model-number is unknown. Even with the tablet opened up it is impossible to read the model-number.
Android calls this a "NVT-ts" touchscreen, but that may apply to other Novatek controller models too.
This appears to be the same controller as the one supported by https://github.com/advx9600/android/blob/master/touchscreen/NVTtouch_Android4.0/NVTtouch.c but unfortunately that does not give us a model-number either.
Signed-off-by: Hans de Goede <hdegoede@redhat.com> Reviewed-by: Jeff LaBundy <jeff@labundy.com> Link: https://lore.kernel.org/r/20230326212308.55730-1-hdegoede@redhat.com Signed-off-by: Dmitry Torokhov <dmitry.torokhov@gmail.com>
show more ...
|
#
0e9ab8e4 |
| 23-Mar-2023 |
Jonathan Corbet <corbet@lwn.net> |
docs: move openrisc documentation under Documentation/arch/
Architecture-specific documentation is being moved into Documentation/arch/ as a way of cleaning up the top-level documentation directory
docs: move openrisc documentation under Documentation/arch/
Architecture-specific documentation is being moved into Documentation/arch/ as a way of cleaning up the top-level documentation directory and making the docs hierarchy more closely match the source hierarchy. Move Documentation/openrisc into arch/ and fix all in-tree references.
Cc: Jonas Bonn <jonas@southpole.se> Cc: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> Cc: Stafford Horne <shorne@gmail.com> Acked-by: Alex Shi <alexs@kernel.org> Reviewed-by: Yanteng Si <siyanteng@loongson.cn> Signed-off-by: Jonathan Corbet <corbet@lwn.net>
show more ...
|
#
d47a97bd |
| 23-Mar-2023 |
Jonathan Corbet <corbet@lwn.net> |
docs: move superh documentation under Documentation/arch/
Architecture-specific documentation is being moved into Documentation/arch/ as a way of cleaning up the top-level documentation directory an
docs: move superh documentation under Documentation/arch/
Architecture-specific documentation is being moved into Documentation/arch/ as a way of cleaning up the top-level documentation directory and making the docs hierarchy more closely match the source hierarchy. Move Documentation/sh into arch/ and fix all in-tree references.
Cc: Yoshinori Sato <ysato@users.sourceforge.jp> Cc: Rich Felker <dalias@libc.org> Cc: John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de> Signed-off-by: Jonathan Corbet <corbet@lwn.net>
show more ...
|
#
ff61f079 |
| 14-Mar-2023 |
Jonathan Corbet <corbet@lwn.net> |
docs: move x86 documentation into Documentation/arch/
Move the x86 documentation under Documentation/arch/ as a way of cleaning up the top-level directory and making the structure of our docs more c
docs: move x86 documentation into Documentation/arch/
Move the x86 documentation under Documentation/arch/ as a way of cleaning up the top-level directory and making the structure of our docs more closely match the structure of the source directories it describes.
All in-kernel references to the old paths have been updated.
Acked-by: Dave Hansen <dave.hansen@linux.intel.com> Cc: linux-arch@vger.kernel.org Cc: x86@kernel.org Cc: Borislav Petkov <bp@alien8.de> Cc: Thomas Gleixner <tglx@linutronix.de> Link: https://lore.kernel.org/lkml/20230315211523.108836-1-corbet@lwn.net/ Signed-off-by: Jonathan Corbet <corbet@lwn.net>
show more ...
|
#
1e135922 |
| 17-Mar-2023 |
Geert Uytterhoeven <geert+renesas@glider.be> |
MAINTAINERS: renesas: Add "renesas," file contents pattern
Add a keyword match pattern for the word "renesas," in files to the ARM/RISC-V/RENESAS ARCHITECTURE section. This make sure patches changi
MAINTAINERS: renesas: Add "renesas," file contents pattern
Add a keyword match pattern for the word "renesas," in files to the ARM/RISC-V/RENESAS ARCHITECTURE section. This make sure patches changing drivers that match against "renesas,<foo>" (as used mostly for Renesas on-SoC components) are CCed to the linux-renesas-soc mailing list.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Acked-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Link: https://lore.kernel.org/r/c1be1e97c5457eade25b0eb5118196677cecfc08.1679039809.git.geert+renesas@glider.be
show more ...
|
#
91b8961e |
| 19-Mar-2023 |
Bagas Sanjaya <bagasdotme@gmail.com> |
MAINTAINERS: Add entry for LED devices documentation
When given patches that only touch documentation directory for LED devices (Documentation/leds/), get_maintainer doesn't list mailing list for LE
MAINTAINERS: Add entry for LED devices documentation
When given patches that only touch documentation directory for LED devices (Documentation/leds/), get_maintainer doesn't list mailing list for LED subsystem. However, the patch should be seen on that list in order to be applied.
Add the entry for Documentation/leds/.
Signed-off-by: Bagas Sanjaya <bagasdotme@gmail.com> Acked-by: Pavel Machek <pavel@ucw.cz> Signed-off-by: Lee Jones <lee@kernel.org> Link: https://lore.kernel.org/r/20230319084604.19749-1-bagasdotme@gmail.com
show more ...
|
#
615927f1 |
| 28-Mar-2023 |
Tianfei Zhang <tianfei.zhang@intel.com> |
ptp: add ToD device driver for Intel FPGA cards
Adding a DFL (Device Feature List) device driver of ToD device for Intel FPGA cards.
The Intel FPGA Time of Day(ToD) IP within the FPGA DFL bus is ex
ptp: add ToD device driver for Intel FPGA cards
Adding a DFL (Device Feature List) device driver of ToD device for Intel FPGA cards.
The Intel FPGA Time of Day(ToD) IP within the FPGA DFL bus is exposed as PTP Hardware clock(PHC) device to the Linux PTP stack to synchronize the system clock to its ToD information using phc2sys utility of the Linux PTP stack. The DFL is a hardware List within FPGA, which defines a linked list of feature headers within the device MMIO space to provide an extensible way of adding subdevice features.
Signed-off-by: Raghavendra Khadatare <raghavendrax.anand.khadatare@intel.com> Signed-off-by: Tianfei Zhang <tianfei.zhang@intel.com> Acked-by: Richard Cochran <richardcochran@gmail.com> Reviewed-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com> Link: https://lore.kernel.org/r/20230328142455.481146-1-tianfei.zhang@intel.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
show more ...
|
#
c47a88e1 |
| 13-Mar-2023 |
Nipun Gupta <nipun.gupta@amd.com> |
dt-bindings: bus: add CDX bus controller for versal net
Add CDX bus controller device tree bindings for versal-net devices.
Signed-off-by: Nipun Gupta <nipun.gupta@amd.com> Reviewed-by: Rob Herring
dt-bindings: bus: add CDX bus controller for versal net
Add CDX bus controller device tree bindings for versal-net devices.
Signed-off-by: Nipun Gupta <nipun.gupta@amd.com> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Pieter Jansen van Vuuren <pieter.jansen-van-vuuren@amd.com> Tested-by: Nikhil Agarwal <nikhil.agarwal@amd.com> Link: https://lore.kernel.org/r/20230313132636.31850-4-nipun.gupta@amd.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
show more ...
|
#
2959ab24 |
| 13-Mar-2023 |
Nipun Gupta <nipun.gupta@amd.com> |
cdx: add the cdx bus driver
Introduce AMD CDX bus, which provides a mechanism for scanning and probing CDX devices. These devices are memory mapped on system bus for Application Processors(APUs).
C
cdx: add the cdx bus driver
Introduce AMD CDX bus, which provides a mechanism for scanning and probing CDX devices. These devices are memory mapped on system bus for Application Processors(APUs).
CDX devices can be changed dynamically in the Fabric and CDX bus interacts with CDX controller to rescan the bus and rediscover the devices.
Signed-off-by: Nipun Gupta <nipun.gupta@amd.com> Reviewed-by: Pieter Jansen van Vuuren <pieter.jansen-van-vuuren@amd.com> Tested-by: Nikhil Agarwal <nikhil.agarwal@amd.com> Link: https://lore.kernel.org/r/20230313132636.31850-2-nipun.gupta@amd.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
show more ...
|
#
739100c8 |
| 10-Feb-2023 |
Stefan Roesch <shr@devkernel.io> |
mm: add tracepoints to ksm
This adds the following tracepoints to ksm: - start / stop scan - ksm enter / exit - merge a page - merge a page with ksm - remove a page - remove a rmap item
This patch
mm: add tracepoints to ksm
This adds the following tracepoints to ksm: - start / stop scan - ksm enter / exit - merge a page - merge a page with ksm - remove a page - remove a rmap item
This patch has been split off from the RFC patch series "mm: process/cgroup ksm support".
Link: https://lkml.kernel.org/r/20230210214645.2720847-1-shr@devkernel.io Signed-off-by: Stefan Roesch <shr@devkernel.io> Reviewed-by: Steven Rostedt (Google) <rostedt@goodmis.org> Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
show more ...
|
#
f00647d8 |
| 28-Mar-2023 |
Dario Binacchi <dario.binacchi@amarulasolutions.com> |
can: bxcan: add support for ST bxCAN controller
Add support for the basic extended CAN controller (bxCAN) found in many low- to middle-end STM32 SoCs. It supports the Basic Extended CAN protocol ver
can: bxcan: add support for ST bxCAN controller
Add support for the basic extended CAN controller (bxCAN) found in many low- to middle-end STM32 SoCs. It supports the Basic Extended CAN protocol versions 2.0A and B with a maximum bit rate of 1 Mbit/s.
The controller supports two channels (CAN1 as primary and CAN2 as secondary) and the driver can enable either or both of the channels. They share some of the required logic (e. g. clocks and filters), and that means you cannot use the secondary CAN without enabling some hardware resources managed by the primary CAN.
Each channel has 3 transmit mailboxes, 2 receive FIFOs with 3 stages and 28 scalable filter banks. It also manages 4 dedicated interrupt vectors: - transmit interrupt - FIFO 0 receive interrupt - FIFO 1 receive interrupt - status change error interrupt
Driver uses all 3 available mailboxes for transmission and FIFO 0 for reception. Rx filter rules are configured to the minimum. They accept all messages and assign filter 0 to CAN1 and filter 14 to CAN2 in identifier mask mode with 32 bits width. It enables and uses transmit, receive buffers for FIFO 0 and error and status change interrupts.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> Reviewed-by: Vincent Mailhol <mailhol.vincent@wanadoo.fr> Link: https://lore.kernel.org/all/20230328073328.3949796-6-dario.binacchi@amarulasolutions.com Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
show more ...
|
#
4f7702ab |
| 24-Mar-2023 |
Lukas Bulwahn <lukas.bulwahn@gmail.com> |
MAINTAINERS: remove the linux-nfc@lists.01.org list
Some MAINTAINERS sections mention to mail patches to the list linux-nfc@lists.01.org. Probably due to changes on Intel's 01.org website and server
MAINTAINERS: remove the linux-nfc@lists.01.org list
Some MAINTAINERS sections mention to mail patches to the list linux-nfc@lists.01.org. Probably due to changes on Intel's 01.org website and servers, the list server lists.01.org/ml01.01.org is simply gone.
Considering emails recorded on lore.kernel.org, only a handful of emails where sent to the linux-nfc@lists.01.org list, and they are usually also sent to the netdev mailing list as well, where they are then picked up. So, there is no big benefit in restoring the linux-nfc elsewhere.
Remove all occurrences of the linux-nfc@lists.01.org list in MAINTAINERS.
Suggested-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/all/CAKXUXMzggxQ43DUZZRkPMGdo5WkzgA=i14ySJUFw4kZfE5ZaZA@mail.gmail.com/ Signed-off-by: Lukas Bulwahn <lukas.bulwahn@gmail.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20230324081613.32000-1-lukas.bulwahn@gmail.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
show more ...
|
#
ac9bba3f |
| 23-Mar-2023 |
Sean Anderson <sean.anderson@seco.com> |
net: fman: Add myself as a reviewer
I've read through or reworked a good portion of this driver. Add myself as a reviewer.
Signed-off-by: Sean Anderson <sean.anderson@seco.com> Reviewed-by: Simon H
net: fman: Add myself as a reviewer
I've read through or reworked a good portion of this driver. Add myself as a reviewer.
Signed-off-by: Sean Anderson <sean.anderson@seco.com> Reviewed-by: Simon Horman <simon.horman@corigine.com> Acked-by: Madalin Bucur <madalin.bucur@oss.nxp.com> Link: https://lore.kernel.org/r/20230323145957.2999211-1-sean.anderson@seco.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
show more ...
|
#
e7447128 |
| 08-Mar-2023 |
Jagan Teki <jagan@amarulasolutions.com> |
drm: bridge: Generalize Exynos-DSI driver into a Samsung DSIM bridge
Samsung MIPI DSIM controller is common DSI IP that can be used in various SoCs like Exynos, i.MX8M Mini/Nano.
In order to access
drm: bridge: Generalize Exynos-DSI driver into a Samsung DSIM bridge
Samsung MIPI DSIM controller is common DSI IP that can be used in various SoCs like Exynos, i.MX8M Mini/Nano.
In order to access this DSI controller between various platform SoCs, the ideal way to incorporate this in the drm stack is via the drm bridge driver.
We already have a consolidated code for supporting component and bridge based DRM drivers, so keep the exynos component based code in existing exynos_drm_dsi.c and move generic bridge code as part of samsung-dsim.c
Tested-by: Marek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: Marek Vasut <marex@denx.de> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Inki Dae <inki.dae@samsung.com>
show more ...
|